Soft Machines Unveils VISC Microprocessor Architecture Breakthrough; Revives Performance-per-Watt Scaling
SANTA CLARA, Calif. – Oct. 23, 2014 – Soft Machines Inc., a Silicon Valley-based semiconductor startup company, today announced the Soft Machines VISC™ architecture. The VISC architecture is a breakthrough in microprocessor performance-per-watt scaling and will significantly improve performance and power for all segments of the computing ecosystem. The VISC architecture has been developed in response to single-core frequency and power-scaling issues and multi-core programming challenges.
“I believe VISC ushers in the third wave of computer architecture,” stated Soft Machines co-founder, vice chairman and CEO Mahesh Lingareddy. “We’ve been quietly building the company and developing the VISC architecture for more than seven years. Now that we have working silicon proving the invention, the time to unveil our breakthrough has arrived, and I could not be more excited. We have also proven that you can still build successful semiconductor startup companies and create value with the right vision, technology, team and investors.”
The VISC architecture is based on the concept of “virtual cores” and “virtual hardware threads.” This new approach enables dynamic allocation and sharing of resources across cores. Microprocessors based on CISC and RISC architectures make use of “physical cores” and “software threads,” an approach that has been technologically and economically hamstrung by transistor utilization, frequency and power-scaling limitations. The VISC architecture achieves 3-4 times more instructions per cycle (IPC), resulting in 2-4 times higher performance per watt on single- and multi-threaded applications. Moreover, VISC uses a light-weight “virtual software layer” that makes VISC architecture applicable to existing as well as new software ecosystems.
“We founded Soft Machines with the mission of reviving microprocessor performance-per-watt scaling. We have done just that with the VISC architecture, marking the start of a new era of CPU designs,” said Soft Machines co-founder, president and CTO Mohammad Abdallah. “CPU scaling was declared dead when the power wall forced CISC- and RISC-based designs into multi-core implementations that require unrealistically complex multi-threading of sequential applications. The VISC architecture solves this problem ‘under the hood’ by running virtual hardware threads on virtual cores that far exceed the efficiency of software multi-threading.”
The VISC architecture scales by changing the number of virtual cores and virtual threads. This approach provides a single architecture capable of addressing the needs of applications spanning from the Internet of Things (IoT), to mobile, and to data center markets.
“Soft Machines’ VISC architecture takes a big step forward in solving the most critical problem in CPU design today: single-thread performance,” commented Linley Gwennap, principal analyst of The Linley Group. “By shifting the burden to hardware, VISC aims to deliver the benefits of multi-threading to all applications.”
Mohammad Abdallah will present the VISC™ architecture overview today at the Linley Processor Conference in Santa Clara. The company will also demonstrate a dual virtual core VISC system-on-chip (SoC) prototype, showcasing the IPC improvement.
About Soft Machines, Inc.
Soft Machines is a 250-person late-stage semiconductor startup with operations in the U.S., India and Russia and more than $125 million in funding to date. The company is in the business of licensing and co-developing VISC-architecture-based Core and SoC products for IoT, mobile and cloud markets. Corporate headquarters are in Santa Clara, California, USA with operations in India and Russia. Soft Machines investors include Samsung Ventures, AMD, Mubadala, RVC, KACST, RUSNANO and TAQNIA. For more information, go to www.softmachines.com.
|
Related News
- Soft Machines Unveils VISC Processor and SoC Roadmap
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Xilinx Unveils Disruptive Integration and Architectural Breakthrough for 5G Wireless with RF-Class Analog Technology
- Cognigine unveils VISC network processor architecture
- Ceva Unveils Ceva-Waves Links200 - A Breakthrough Multi-Protocol Wireless Connectivity Platform IP Featuring Next generation Bluetooth High Data Throughput (HDT) and IEEE 802.15.4
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |