The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
NTLab announces highly linear GPS/GLONASS/Galileo/BeiDou RF front-end with reduced power consumption
November 12, 2014 -- NT1051 is a dual-channel multi-frequency (L1/L2/L3/L5) mutli-system (GPS/GLONASS/Galileo/BeiDou) RF front-end. Manufactured in 0.18um TSMC BiCMOS technology, it provides operability of GNSS receiver even if interference power is 120dB higher than satellite signal.
The purpose of the design was to bring benefits of high-grade GNSS receivers to portable devices. To allow reliable navigation in presence of interference, NT1051 has a 1dB compression point (on RF input) of -40dBm. That allows stable tracking even if interfering signal is 120dB higher (compared to -160dB of typical tracking sensitivity) than satellite signal.
Simultaneously, portable devices require reduced power consumption. But there is always a tradeoff between receiver linearity and consumed current. So the task of combining high dynamic range with low consumption was successfully solved in NT1051 architecture. Resulting power consumption is below 60mW. To allow dual-antenna receiver configurations, NT1051 has two separate channels with common fractional frequency synthesizer.
|
Related News
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- CoreHW and Presto Engineering Announce Ground-breaking Collaboration to Advance Global Penetration of Ultra-low-power RF IoT Devices
- GlobalFoundries and Qualcomm Sign Agreement to Deliver Advanced 5G RF Front-End Products
- RFaxis Expands Portfolio of CMOS RF Front-End ICs for Internet of Things (IoT)
- MIPI Alliance Updates its MIPI RFFE Interface for Mobile Device RF Front-End Architectures
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |