Xilinx Announces Industry's First Low Latency 25G Ethernet IP for FPGAs to Address Throughput Challenges in Data Center Applications
Company demonstrates new 25G Ethernet MAC and PCS LogiCORE IP at Supercomputing 2014
SAN JOSE, Calif. -- Nov. 12, 2014 -- Xilinx, Inc. (NASDAQ: XLNX) today announced the industry's first low latency 25G Ethernet IP for FPGAs to address throughput challenges in data center applications. The low latency 25G Ethernet MAC and PCS LogiCORE™ IP solution helps to reduce data center CapEx by providing a migration path from 10G to 25G links and delivers a drastic increase in performance by more than doubling the front panel bandwidth between top of rack switches and servers (10G to 25G). This unique industry offering also supports the new 25G Ethernet Consortium specification and will be aligned with the industry's continuing advancements in next-generation processors, which are doubling their performance for tomorrow's data center servers. Xilinx is demonstrating the 25G Ethernet MAC and PCS LogiCORE IP solution at Supercomputing, November 17-20, 2014, Booth #3903 and #4006, Ernest N. Morial Convention Center, New Orleans, Louisiana. The live demonstration utilizes two Virtex® UltraScale™ VCU107 boards communicating over four channels of 25G Ethernet through 5 meters of direct attached copper cable and two QSFP+ modules.
Availability
The 25G Ethernet MAC and PCS LogiCORE IP solution is available for early access customers. For more information, please contact your local sales representative or visit http://www.xilinx.com/esp/datacenter/data_center_ip.htm
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Chevin Technology releases 25G Ultra Low Latency MAC/PCS for Xilinx Virtex UltraScale FPGAs
- Alpha Data has partnered with Chevin Technology to support low latency 10G Ethernet and UDP offload IP on the ADM-PCIE-KU3 Accelerator board with Xilinx Kintex Ultrascale FPGA
- Xilinx Delivers the Industry's Most Flexible and Comprehensive Ethernet Portfolio for Data Center Interconnect, Service Provider and Enterprise Applications
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
Breaking News
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
Most Popular
- MosChip® Launches MosChip DigitalSky GenAIoT™ to Accelerate the Development of Next-Gen Connected, Intelligent Products
- Arm vs. Qualcomm: The Legal Tussle Continues
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |