Invionics Launches Platform that Speeds In-house EDA Tool Development, Solves Critical Design Flow Bottlenecks
New Invio platform re-ignites innovation through internal tool development
Vancouver, British Columbia -- November 18, 2014 – Invionics, a company providing software to automate the semiconductor design and verification process, today announced Invio, a custom EDA tool platform that provides IC developers with a fast and easy way to create custom applications that significantly improve their IC design flow.
Today’s CAD groups and IC designers at semiconductor companies are increasingly building in-house custom EDA tools, flows and scripts that will enable competitive differentiation. The Invio Platform, anchored by the RTL Processing Engine, was developed to take this internal development to a new level. With an easy to learn Tcl or Python API, CAD and design engineers can create robust, high-performance EDA design tools and flows. Furthermore they can automate the RTL changes in a way that can be reviewed, audited and archived in a re-usable way. Adding customized automation to this point in the design process often dramatically reduces IC development time and cost.
“The Invio platform was developed through collaboration with some of the industry’s leading semiconductor companies, which are facing ever increasing pressures to differentiate their designs in shrinking time to market windows. Using Invio, customers have been able to build in-house EDA tools in a fraction of the time typically required, thereby creating highly customized IC design processes,” said Brad Quinton, CEO and founder of Invionics.
“The Invio Platform is enabling Maxim Integrated to build custom EDA applications to extract information from complex SystemVerilog verification environments,” said Prabal Bhattacharya, senior principal member of technical Staff, EDA at Maxim Integrated. “We found the Python API to be easy to use and the RTL Processing Engine’s language coverage of SystemVerilog to be robust and extensive.”
The Invio Platform from Invionics includes the RTL Processing Engine, the Custom GUI Builder and the Application Packager, and offers a choice of additional modules that speed development in specific areas including the RTL Modification Module, the Netlist Modification Module, Functional Verification Module and the SoC Assembly Module. The platform enables applications that seamlessly integrate with third-party EDA tools and flows using industry-standard languages and formats (Verilog, Verilog-AMS, SystemVerilog, VHDL, IP-XACT). The platform can be used to develop tools for any front-end EDA application, from simply ‘find all synchronous resets,’ to more complex ‘SoC Assembly’ or ‘DFT Insertion’ applications.
Availability and Pricing
The Invio EDA Platform is available now from Invionics. Evaluation and pricing are available upon request. For more information, visit the Invionics website located at: www.invionics.com.
About Invionics
Invionics accelerates IC development and design automation. Leveraging hands-on hardware design experience and proven EDA tool development success, the company provides custom EDA development platforms that deliver immediate value to semiconductor, system and EDA companies. Invionics also provides experienced custom R&D to extend its platforms, enabling design teams to quickly implement key functionality and gain competitive advantage for their products. Corporate headquarters is located in Vancouver, British Columbia, Canada. Telephone: (604) 336-3325. Email: info@invionics.com. Website: www.invionics.com.
|
Related News
- Invionics Offers Industry's First Development Platform for Custom Analog and Mixed-Signal EDA Tools
- EDA development going in-house, analyst says
- Quadric's DevStudio Speeds Software Development with Industry's First Integrated ML + DSP Cloud-Based Code Development Platform
- EnSilica evaluation platform for EN62020 sensor interface ASIC speeds up development of wearable fitness and healthcare sensor devices
- Ceremorphic Introduces Custom Silicon Development for Advanced Nodes Using In-House Technology to Speed Customer HPC Chip Development
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |