New PCI-X specification introduced
New PCI-X specification introduced
By Jack Robertson, EBN
February 5, 2002 (5:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020205S0021
The PCI-X 2.0 draft specification to increase the I/O standard's speed to 533-megatransfers a second was introduced Tuesday at the Server I/O conference in Monterey, Calif. The new spec uses double-data-rate and quad-data-rate techniques to dramatically increase the PCI bus bandwidth to 2.1 Gigabytes/second or 4.3 Gbytes/sec. PCI-X 2.0 has been endorsed by AMD, Compaq, Fujitsu Siemens, Hewlett-Packard, IBM, Intel and Server Works. It will interface with adapter cards for Gigabit Ethernet, 10-Gbit Fibre Channel, Ultra640 SCSI, Serial Attached SCSI, Serial ATA, 4X Infiniband, RAID and cluster interconnects. The draft will be submitted to the full PCI-SIG membership for review this quarter and if approved would be released to the industry in Q2 '02. In addition to higher speed, PCI-X 2.0 will also include error checking and correction. It is backwardly compatible with previous PCI standards. Further details of the standard will be available later this week when a presentation at Server I/O Conference will be posted on the organization's web site.
Related News
- TransEDA introduces first Verification IP for newly released PCI-X 2.0 specification
- HiTech Announces the Worldwide Availability of PLDA's Altera Stratix-II based PCI-X evaluation boards
- PLDA announces contract with VMETRO - PCI Express & PCI-X IPs integrated with the SFM Quad Serial FPDP Module
- Nucleus PCI-X Allows Developers to Extend Speed and Bandwidth of Current PCI Solutions
- TransEDA Announces PCI All-in-One Verification IP and VN-Control 3.0 for PCI Express, PCI-X and PCI Based Designs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |