TVS VIPs accelerate adoption of latest MIPI standards
November 27, 2014 -- TVS, a contributor member of the MIPI Alliance, has developed a diverse portfolio of MIPI Verification IPs (VIPs) which cater to multiple segments of the mobile market. TVS MIPI VIPs are proven in different development environments and are easily customizable for additional customer requirements.
TVS has established a track record as a well-known supplier of MIPI VIPs with some of the major milestones being:
- One of the first suppliers to introduce LPDDR4 VIP
- VIPs proven at many of the top-20 semiconductor firms
- Early supplier of RFFE, DPHY and DSI VIPs
The Verification IP (VIP) supplied by TVS follows a well-defined development process that starts with a feature extraction based on the interface specification from the MIPI Alliance. Not only does this provide a common start point with the client but importantly, an independent development of the VIP. All the VIP deliverables are also linked to the specification through the feature extraction, thus making it easier for users to understand the objectives of the VIP.
TVS has extensive experience in VIP development. With a VIP suite that includes VIPs for Networking, ARM-based protocols, MIPI, Memory & Storage and Universal Serial IO, TVS specializes in providing off the shelf VIP components that can be easily integrated into customer SoC Verification environments at block level and SoC level.
For more details of the TVS MIPI Verification IP suite, contact us at
sales@testandverification.com
|
Related News
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
- TVS releases one of the first C-PHY VIP solutions in the market
- Cadence Accelerates Adoption of Emerging Mobile Standards With Expanded Verification IP Portfolio
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
- MIPI C-PHY / D-PHY Combo IP (4.5Gbps) and CSI Tx Controller IP Cores, to meet the highest standards of performance and reliability for a wide range of applications
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |