NetSpeed Systems to Bring its Next-Generation Cache Coherency to Enterprise Market with Extended ARM License
San Jose, California -- December 03, 2014 -- NetSpeed Systems Inc., the supplier of on-chip network IP that is transforming SoC design, announced today that it has licensed the ARM® AMBA® 5 CHI (Coherent Hub Interface) specification to bring Gemini, NetSpeed’s next generation cache coherent on-chip network semiconductor IP to the enterprise market.
The latest generation of the AMBA specifications, AMBA 5 CHI is intended to enable the high performance, highly scalable System on Chip (SoC) technology needed for enterprise networking and server applications. The specification defines interfaces for connecting fully coherent processors such as the ARM Cortex®-A57 and Cortex-A53 cores, and dynamic memory controllers, such as the ARM CoreLink® DMC-520 dynamic memory controller to high performance interconnects such as the CoreLink CCN and NetSpeed Gemini. The AMBA 5 CHI architecture specification allows these components to work together in high-performance, coherent processing hubs to deliver the high data rates that are common in enterprise markets.
Already a strong player in the ARM ecosystem, NetSpeed is currently providing its proven Gemini solution to customers using ARM’s AMBA 4 ACE (AXI Coherency Extensions) architectures. As with ARM’s CoreLink CCI and CCN family, Gemini provides a fully cache-coherent, high-performance on-chip network IP for building small to large coherent interconnect systems. Gemini uses an innovative directory-based approach to address the issue of scalability in multicore and multi-cluster SoC systems. Using Gemini, architects can connect anywhere from one to 64 fully-cache coherent CPU clusters, GPU blocks and other coherent compute blocks. Gemini also supports one to 200 I/O coherent and non-coherent agents. With the AMBA 5 CHI license, NetSpeed Gemini will bring a scalable coherency solution to the next generation SoC products in the enterprise market.
“The ARM ecosystem is defining the future of enterprise networking, delivering industry-leading energy-efficient solutions across a range of performance points,” said Ian Ferguson, vice president, segment marketing, ARM. “One size does not fit all. Through early engagement with valued partners like Netspeed and collaboration within the broader community, ARM is focused on ensuring that customers have a wide choice of key building blocks to accelerate the deployment of SoCs that implement the AMBA 5 CHI protocol.”
“NetSpeed Gemini along with powerful ARM processors offers customers an exciting option in the enterprise networking and high-performance computing space,” said Sundari Mitra, co-founder and CEO of NetSpeed. “We appreciate the strong support ARM provides through our participation in the ARM Connected Community which in turn brings many benefits our mutual customers.”
About Gemini
NetSpeed’s Gemini is a high-performance, scalable, coherent On-Chip Network IP solution. It supports all three levels of coherent traffic, including cache coherent, I/O coherent, and non-coherent traffic in a single on-chip network. Gemini provides full cache coherency for small and large SoC designs. It delivers high performance and significant time-to-market advantages to SoC designers for a wide range of markets from mobile to networking and high-performance computing.
About NetSpeed Systems, Inc.
NetSpeed Systems provides scalable, coherent, on-chip network IPs to SoC designers for a wide range of markets from mobile to high-performance computing and networking. NetSpeed's on-chip network platform delivers significant time-to-market advantages through a system-level approach, a high level of user-driven automation and state-of-the-art algorithms. NetSpeed Systems was founded in 2011 and is led by seasoned executives from the semiconductor and networking industries. The company is funded by top-tier investors from Silicon Valley. It is based in San Jose, California and has additional research and development facilities in Asia. For more information, visit http://www.netspeedsystems.com.
|
Related News
- ARM Announces New High-Performance System IP to Address Demand for Energy-Efficient "Many-core" Solutions for the Enterprise Market
- Mentor Graphics Questa and Veloce Verification Platforms Add Cache Coherency and Interconnect Performance for ARM AMBA 5 CHI and AMBA 4 ACE Designs
- UltraSoC delivers industry's first debug and analytics solution for ARM's AMBA 5 CHI Issue B coherency architecture
- ARM Extends Scalability of CoreLink for Infrastructure Compute
- Nufront and ARM Extend Partnership to Provide OEMs with Competitive Solutions for Next-Generation Smartphones, Tablets and Smart-TVs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |