Synopsys Ships Over 5000 HAPS Prototyping Systems for Software Development, HW/SW Integration and System Validation
HAPS FPGA-based Prototyping Systems Help More Than 400 Companies Accelerate Time to First Prototype and Avoid Costly Device Re-Spins
MOUNTAIN VIEW, Calif. -- Dec. 8, 2014 -- Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced it has shipped over 5,000 HAPS® FPGA-based prototyping systems to more than 400 companies. These companies have selected HAPS systems to accelerate software development, hardware/software integration and system validation. Prototyping teams seeking the highest performance ASIC prototypes select HAPS systems for the scalable architecture, integrated prototyping software and rich catalog of real world I/O interfaces.
"For more than four years, we have consistently relied on Synopsys HAPS systems to help us efficiently integrate and verify IP and perform full system validation," said Jinhua Chen, FPGA manager at PixelWorks. "Synopsys provides us the most complete hardware and software prototyping solution in the industry, enabling us to accelerate our design time and reduce schedule risk."
HAPS systems are tightly integrated with Synopsys' ProtoCompiler design automation software with built-in HAPS hardware knowledge that enables designers to generate a multi-FPGA design partition in a matter of minutes while delivering up to 3X faster system performance compared to traditional prototyping flows. HAPS systems with ProtoCompiler support ASIC designs up to 288 million gates by extending the synchronization of system clocks, reset and unified configuration. The combination of HAPS systems and ProtoCompiler prototyping software enables the development of ASIC designs that scale from individual IP blocks to complete SoCs while maintaining system performance.
"Through every generation of HAPS FPGA-based prototyping systems, we have focused on addressing our customers' pain points in the areas of scalability, time to first prototype and performance," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "This significant milestone demonstrates how our customers are benefiting from our HAPS solutions to accelerate their software development, hardware/software integration and validation schedules."
Availability & Resources
The HAPS FPGA-based prototyping systems are available now with capacities up to 288 million ASIC gates.
Learn more about HAPS: http://www.synopsys.com/haps:
- FPGA-based Prototyping Methodology Manual (free eBook): http://www.synopsys.com/FPMM
- FPGA-based Prototyping blog: http://blogs.synopsys.com/breakingthethreelaws
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' New DesignWare Hybrid IP Prototyping Kits Accelerate IP Prototyping, Software Development and Integration
- Synopsys Unveils Industry's First Unified Emulation and Prototyping System Addressing Verification Requirements Across the Chip Development Cycle
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- Cadence Launches Protium X1, the First Scalable, Data Center-Optimized Enterprise Prototyping System for Early Software Development
- Synopsys Extends HAPS Prototyping Family with New Desktop Prototyping Solution
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |