Hardent to Showcase the Industry's First VESA DSC Encoder/Decoder IPs at CES 2015
CES participants will be able to see how Hardent’s encoder/decoder IPs enable manufacturers to quickly integrate VESA DSC technology into ultra high-definition products.
Montreal, QC -- December 15, 2014 -- Hardent will showcase the first ever public demonstration of VESA Display Stream Compression (DSC) encoder and decoder IPs at the VESA DisplayPort booth during CES 2015. Electronics manufacturers will have the opportunity to see firsthand how these ready-made IP solutions can assist with accelerating VESA DSC adoption, simplifying interoperability, and leveraging current industry transport mechanisms.
The growing trend for higher resolution displays in smart phones, tablets, and ultra-high definition television brings additional challenges for electronics manufacturers, as high-throughput video needs to be carried between device's components. Released in April 2014, the VESA Display Stream Compression (DSC) Standard applies visually lossless video compression between the application processor and the display sub-system inside devices, allowing manufacturers to leverage current industry transport mechanisms such as MIPI® DSI and VESA DisplayPort™.
Hardent’s VESA DSC-compliant encoder and decoder IPs are the first of their kind on the market and provide companies with a ready-made IP core to assist with the quick adoption of the VESA DSC standard. “The advantages of adopting the VESA DSC standard are numerous”, says Alain Legault, Principal at Hardent. “We invite CES attendees to come and see VESA DSC video compression in action.”
Visit the VESA DisplayPort booth (#20624, South Hall #1, ground level) for the chance to see a demonstration of Hardent’s real-time video compression IPs. Arrange a private demonstration of the VESA Display Stream Compression (DSC) encoder/decoder IPs at CES 2015 by contacting Hardent today.
About Hardent
Hardent is an electronic design company providing IPs, electronic design services, training solutions, and management consulting, to leading electronics equipment and component manufacturers throughout the world. As a member of VESA’s DSC Task Group, the company has played an active role in developing the latest standards in real-time video compression and display technology. Hardent’s team of electronic design engineers and consultants has extensive experience in video-related projects, focusing on different aspects of the industry including video connectivity, transport, codecs and processing. Find out more about Hardent’s ASIC and FPGA design work for the video industry.
|
Related News
- Silicon Works Adopts Hardent's VESA DSC Decoder IP
- Alma Technologies Launches Scalable Encoder and Decoder Semiconductor IP for VESA DSC 1.2b Visually Lossless Compression
- First VESA Display Stream Compression (DSC) Decoder IP Announced by Hardent
- Arasan proudly introduces the VESA VDC-M Encoder and Decoder IP
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |