Crossbar Unveils Another Breakthrough Innovation Behind its Ultra-High Density 3D RRAM Solutions
SANTA CLARA, California, December 15, 2014 – Achieving another major milestone needed to bring terabyte storage-on-a-chip to market, Crossbar, Inc., a start-up company pioneering 3D Resistive RAM (RRAM) non-volatile technology, today disclosed it has solved one of the greatest challenges facing developers in achieving ultra-high density RRAM. In a technical presentation at today’s IEEE International Electron Devices Meeting (IEDM) in San Francisco, CA, the company unveiled its approach to suppressing the sneak path current that interferes with reliable reading of data from individual memory cells, one of the most challenging hurdles RRAM developers are currently facing. Without the ability to suppress this sneak path current, RRAM developers are unable to deliver the high-density 3D memories arrays needed to make terabyte storage-on-a-chip possible.
“When we unveiled Crossbar RRAM eighteen months ago, we laid out aggressive plans to deliver a new generation of memory capable of scaling to 1 terabyte (TB) on a chip the size of a postage stamp,” said George Minassian, CEO, Crossbar Inc. “Crossbar continues to overcome the major technical hurdles that have, in the past, kept others from bringing RRAM to market. With this latest achievement, we are one step closer to commercialization, enabling the implementation of RRAM technology in commercial products; a ground breaking achievement that will redefine what is possible with enterprise storage and high-capacity non-volatile SoC memories.”
Today’s announcement follows Crossbar’s previous technology disclosure of its patented 1TnR (1 Transistor driving n Resistive memory cell) selectivity making it possible for a single transistor to manage a very large number of interconnected memory cells, which enables very high capacity solid-state storage. While 1TnR enables a single transistor to drive over 2,000 memory cells with very low power, it also experiences leakage of a sneak path current that interferes with the performance and reliability of a typical RRAM array. Crossbar’s patented field assisted superlinear threshold selector device solves that leakage problem by utilizing a super linear threshold layer, in which a volatile conduction path is formed at the threshold voltage. This field assisted superlinear threshold device is the industry’s first selector capable of suppressing the leakage current below 0.1nA and has been successfully demonstrated in a 4 Mbit integrated 3D stackable passive Crossbar array.
“Without an effective way to suppress the sneak path current, high-density 3D RRAM has been technically unachievable,” said Alan Niebel, founder and CEO of Webfeet Research. “Crossbar’s selector is the first solution to overcome this design challenge, paving the way for terabyte storage-on-a-chip to become a reality and positioning RRAM as the leading next generation NAND memory replacement.”
About the Field Assisted Superlinear Threshold Selector Device
Demonstrated at IEDM, Crossbar’s selector solves the sneak path problem by achieving the highest reported selectivity of 1010, as well as an extremely sharp turn-on slope of less than 5mV/dec, fast turn-on and recovery (<50ns), an endurance greater than 100M cycles, and a processing temperature less than 300°C, all ensuring commercial viability. The company was able to achieve this by developing a patent-protected special architecture in the Crossbar RRAM cells, putting them into a low-voltage state before certain thresholds, enabling a single transistor to drive over 2,000 memory cells with very low power.
Measurements on a 4Mb crossbar array with integrated patented field assisted superlinear threshold selectors show the sneak current suppressed to below 0.1nA, while maintaining a 102 memory on/off ratio and greater than 106 selectivity during cycling, making it ideal for ultra-high density memory applications. The high selectivity of the patented field assisted superlinear threshold device, and its ability to be integrated directly into each RRAM memory cell, make it possible to move beyond the density limitations of 1T1R array structures. Crossbar’s solution allows for implementation in commercial memory products, and is based on a 3D stackable 1TnR memory architecture, for ultra-high density non-volatile memory application.
“When Crossbar first emerged from stealth-mode, there was no question that flash memory was running out of steam and the industry had set its sights on RRAM as the next generation technology with the most promise for high density non-volatile memory,” said Greg Wong, founder, president and principal analyst, Forward Insights. “Since then, the company has achieved major technical advances and with this announcement, we now have silicon proof of Crossbar RRAM technology and can see a potential path towards the commercialization of a next generation storage technology.”
The Next Generation of Non-Volatile Memory
Widely touted as the most promising alternative to traditional non-volatile memory, Crossbar RRAM’s simplicity, stackability and CMOS compatibility enable logic and memory to be easily integrated onto a single chip at the latest technology node, a capability not possible with other traditional or alternative non-volatile memory technologies. With 16x the density compared to existing memory solutions, Crossbar enables unprecedented data storage and retrieval in a minimal footprint and with minimal cost. Delivering 10x better endurance than current NAND solutions, Crossbar RRAM will also extend the life of SSDs and other non-volatile devices.
Crossbar continues to hit all the major milestones necessary to bring this new generation of non-volatile memory to market. The company emerged from stealth mode in August 2013 with a working memory array at a commercial fab, and announced in June 2104 pre-production 1MB arrays using patented “1TnR” selectivity for read/write operations. Today’s announcement represents yet another critical technical achievement, bringing Crossbar RRAM one step closer to commercialization, and fulfilling its promise to deliver a new generation of extremely dense, highly reliable and high performance solid-state storage.
About Crossbar, Inc.
Founded in 2010 as a Kleiner Perkins Caufield & Byers incubation, Crossbar, a start-up based in Santa Clara, California, is the inventor of a new class of non-volatile RRAM memory technology. Designed to usher in a new era of electronics innovation, Crossbar will deliver up to a terabyte (TB) of storage on a single-chip the size of a postage stamp, with very low power, very high performance and compatibility with standard CMOS semiconductor manufacturing tools, processes and infrastructure. As the exclusive holder of resistive RAM (RRAM) patents from the University of Michigan, Crossbar has filed 156 unique patents, with 71 already issued. Crossbar is backed by Artiman Ventures, Kleiner Perkins Caufield & Byers, Northern Light Venture Capital, the University of Michigan, SAIF Partners, Korea Investment Partners, CBC-Capital and Tao Invest. For more information, visit www.crossbar-inc.com
|
Related News
- Crossbar to Demonstrate Breakthrough Resistive RRAM Innovation at IEDM 2014
- Crossbar Unveils Major Technical Innovation Behind Terabyte Storage-on-a-Chip
- SJSemi and Qualcomm Jointly Announce Qualification of 10nm Ultra-high Density Wafer Bumping Technology
- Crossbar Emerges from Stealth-Mode; Unveils Crossbar RRAM Non-Volatile Memory Technology
- Dolphin Integration launches a standard cell library with ultra-high density up to 30% savings
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |