Avnet Design Services and Xilinx Announce First Programmable Development Platform for RapidIO Interconnect
Platform to demonstrate the Xilinx RapidIO solution at Motorola's Smart Networks Developer Forum and Xilinx Metro Optical Networking Forum
PHOENIX, Ariz. - July 23, 2002 - Avnet Design Services (ADS), the technical arm of Avnet Electronics Marketing, and Xilinx, Inc. (NASDAQ: XLNX), today announced a new development kit for the RapidIO™ interconnect. The development kit includes a PowerQUICC™ MPC857T processor from Motorola and a Xilinx Virtex®-II Platform FPGA, giving designers the flexibility to quickly and easily develop systems based on RapidIO interconnect technology-accelerating the development cycle by as much as several months.
The RapidIO Interconnect Standard
RapidIO interconnect technology is a switched, high speed, low latency packet based, point-to-point mezzanine bus for processors, memory and IO. RapidIO technology reduces pin counts, while staying full duplex, and uses LVDS signaling. The interconnect is optimized for the control plane for tightly coupled non-symmetrical multiprocessor systems with uniform memory characteristics, and enables tightly coupled systems using different types of microprocessors, microcontrollers and DSPs that require a low latency mechanism to access shared memory resources.
"Xilinx FPGA based hardware development kits, based on the AvalonTM reference design system, offer the quickest and easiest way for designers to get their designs done in record time," said Warren Miller, vice president of marketing for Avnet Design Services, "The RapidIO interface standard is rapidly gaining acceptance and companies who want a time to market advantage over their competition will be able to use our new development kit to shave months off their design cycle. "
"The availability of the RapidIO development kit underscores Xilinx's on-going commitment to provide our customers with the ultimate connectivity platform - Virtex-II series FPGAs - and interface solutions for tomorrow's communications and networking designs," said Babak Hedayati, senior director of Product Solutions Marketing and Partnerships at Xilinx.
"Demand for the RapidIO interconnect continues to grow, and with the large number of companies that are currently developing RapidIO-enabled solutions, there is a real need for a flexible platform to support their test and development efforts," said Raj Handa, director of PowerQUICC business development and technical marketing for Motorola's Networking and Communications Systems Division. "The ADS Designed Motorola PowerQUICC MPC857T processor board, together with the FPGA development platform designed by ADS, meets this need-and is designed to enable developers of RapidIO-enabled systems to get their solutions to market faster."
This week, Avnet will demonstrate this RapidIO-based solution at Motorola's Smart Networks Developer Forum (SNDF), held in New Orleans from July 21 through 24. The company will also demonstrate the RapidIO solution on Thursday, July 25, 2002 at the Xilinx Metro Optical Networking Forum (MONF), held in Santa Clara, California. For complete MONF program information and to register now, visit www.xilinx.com .
Kit Description
The RapidIO Development Kit contains two Xilinx Virtex-II development boards, 2 Motorola 857T processor boards, the Xilinx Rapid I/O Physical Layer Interface, complete design documentation, demonstration programs, and a board support package to simplify application development. The RapidIO Development Kit can be order from Avnet Design Services as ordering part number ADS-XM-RIO-DEV and is priced at $30,000. Delivery time is 4 to 8 weeks. For more information on the development kit, visit www.ads.avnet.com/rapidio or www.xilinx.com/company/reference_design/avnet_rapidio_dev-kit.htm .
License price and availability for the RapidIO core
The Xilinx RapidIO Endpoint Core (Xilinx RapidIO 8-bit Port Physical Layer core, and the Xilinx RapidIO Logical (I/O) & Transport Layer core) is fully compliant with RapidIO Interconnect Specification v1.1and available now from Xilinx as LogiCORETM products under the terms of the SignOnceTM license agreement. Once purchased, they can be downloaded online at www.xilinx.com/rapidio. The site license for the 8-bit Port Physical Layer core is priced at $15,000 and for the Logical (I/O) and Transport layer core at $10,000. Both cores support Xilinx Virtex-II FPGAs using the latest ISE 4.2i design software.
About Avnet Design Services
Avnet Design Services is the technical arm of Avnet Electronics Marketing, providing a variety of technical resources and capabilities to speed customers' design cycles and to get their products to market quicker. Field applications engineers (FAEs) are knowledgeable about a variety of potential applications solutions for customers' design problems and can guide engineers to the solution that is right for their particular applications. Fee-for-service engineering services, in FPGA, ASIC and System Design are offered to Avnet customers. For more information, visit the Avnet Design Services Web site at http://www.ads.avnet.com .
About Avnet Electronics Marketing
Avnet Electronics Marketing (EM) is the largest operating group of Phoenix, Ariz.-based Avnet, Inc. (NYSE: AVT) a Fortune 500 company with fiscal 2001 sales of $12.8 billion (year ended June 30, 2001). The world's largest distributor of semiconductors, interconnect, passive and electromechanical components from leading manufacturers, Avnet EM markets, inventories and adds value to these products and provides world-class supply-chain management and engineering design services. Avnet EM serves customers in 63 countries. The company's Web site is located at http://www.avnet.com .
Xilinx Reference Design Alliance Program
The Xilinx Reference Design Alliance Program builds partnerships with industry leading semiconductor and design companies to develop reference designs for accelerating our customer's product and system time-to-market. All reference design boards incorporate Xilinx devices and IP and are interoperable at the system level with other general and specialized semiconductor devices. The reference design boards are ideal for a wide variety of digital electronic systems, including networking, communications, video imaging, DSP, and emerging market applications. For complete program information, visit www.xilinx.com/company/reference_design .
About Xilinx
Xilinx, Inc. (NASDAQ: XLNX) is the worldwide leader of programmable logic solutions. Additional information about Xilinx is available at www.xilinx.com .
|
Xilinx, Inc. Hot IP
Related News
- Xilinx and Barco Silex Ease Video Over IP Development With Launch of All Programmable Solutions and Design Services at IBC 2012
- Xilinx and Xylon Deliver Flexible, Low-Cost Programmable logiTAP Platform for Embedded GUI System Development
- Avnet, Xilinx and Texas Instruments Release Avnet Spartan-3A DSP FPGA / DaVinci Development Platform
- Sun and Xilinx Ignite CMT Development Market With Introduction of Feature-Rich, High-Performance Programmable OpenSPARC Evaluation Platform
- Xilinx and Tokyo Electron Device Announce Programmable Development Platform for Digital Displays
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |