Dolphin Integration offers a webinar on "optimization of Power-Performance-Area from RTL-to-GDSII/Fab"
Grenoble, France – January 5, 2015 - Dolphin Integration, European leader for ASIC/SoC Services is announcing the live broadcast of a webinar focused on its activity of design services on January 20 and January 22, 2015.
This free webinar targets RTL designers and project leaders, searching a partner for the physical implementation and optimization of their designs.
The webinar entitled Get the best Power, Performance and Area from your RTL with “Dolphin Integration Design Services - from RTL-to-GDSII/Fab” showcases the good practices of P&R to get the best “PPA” from an RTL design.
By attending this webinar, RTL designers and project leaders will find out what the differences are between an automated P&R flow and a consciously optimized flow and the advantages and disadvantages of each.
More importantly, RTL designers and project leaders will learn how they would collaborate with Dolphin Integration from RTL-to-GDSII to achieve or even exceed their performance targets within an optimized time schedule:
- Compromises at hand to maintain performances after P&R
- Relevance of dry runs to guarantee final performances
- Risk mitigation at final P&R with optimized scripts for implementation
This webinar is accessible by registration only:
Click here to register
For more information, contact
Thierry Villard – Business Manager for SoC Integration Services
About Dolphin Integration
Dolphin Integration contributes to "enabling mixed signal Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with Silicon IP components best at low-power consumption.
This wide offering is based on innovative libraries of standard cells, register files, memory generators and power regulators. Complete networks for power supply can be flexibly assembled together with their loads: from high-resolution converters for audio and measurement applications to power-optimized micro-controllers of 8 or 16 and 32 bits.
Over 30 years of diverse experiences in the integration of silicon IP components and providing services for ASIC/SoC design and fabrication, with its own EDA solutions solving unaddressed challenges, make Dolphin Integration a genuine one-stop shop covering all customers’ needs for specific requests.
The company striving to incessantly innovate for its customers’ success has led to two strong differentiators:
· state-of-the-art “configured subsystems” for high-performance applications securing the most competitive SoC architectural solutions,
· a team of Central and Field Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Dolphin Integration offers a live webinar on the proven recipe for uLP SoC
- Dolphin Integration's live webinar on Power, Performance and Area optimization during SoC physical implementation
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
- Dolphin Integration paves the way for the next generation of Digital microphones "CoolMic"
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |