Xilinx SDAccel Development Environment for OpenCL, C, and C++, Achieves Khronos Conformance
First complete CPU/GPU-like development and run-time experience for FPGAs now OpenCL conformance compliant
SAN JOSE, Calif., Jan. 14, 2015 -- Xilinx, Inc. (NASDAQ: XLNX) today announced that the SDAccel™ development environment for OpenCL™, C, and C++ is now Khronos OpenCL 1.0 standard compliant. The OpenCL standard provides a uniform programming environment for software developers to write efficient, portable code enabling a rich range of algorithms to be easily accelerated on Xilinx FPGAs. SDAccel, the newest member of the SDx™ family, includes an architecturally optimizing compiler for OpenCL, C, and C++ and is proven to deliver up to 25X better performance/watt compared to CPUs or GPUs and 3X the performance and resource efficiency of other FPGA solutions.
SDAccel combines the industry's first architecturally optimizing compiler supporting OpenCL, C, and C++ kernels, along with libraries, development boards, and a complete CPU/GPU-like development and run-time experience for FPGAs.
"We are excited to see Xilinx's support for the OpenCL standard for parallel programming of heterogeneous systems. FPGAs are a natural fit for compute intensive algorithms where high throughput, low latency and low power are critical to meet system requirements," said Neil Trevett, president of the Khronos Group and chair of the OpenCL working group. "Now the entire OpenCL design community can seamlessly take advantage of Xilinx FPGAs."
Availability
To access the capabilities of SDAccel, please contact your local sales representative. To learn more visit www.xilinx.com/sdaccel. The product is conformant with Khronos OpenCL 1.0 specification.
About SDx
SDx is a family of development environments for systems and software engineers. SDx enables developers with little or no FPGA expertise to use high level programming languages to leverage the power of programmable hardware with industry standard processors. To learn more visit www.xilinx.com/sdx.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces SDAccel Development Environment for OpenCL, C, and C++, Delivering Up to 25X Better Performance/Watt to the Data Center
- Xilinx Software Defined Development Environment for Data Center Acceleration Now Available on Amazon Web Services
- Xilinx Extends SDSoC Development Environment, Enabling Software Defined Programming of the 16nm Zynq Ultrascale+ MPSoC
- New Release of the SDAccel Development Environment Accelerates Data Center Applications with Expanded Ecosystem of Platforms, Libraries, and Design Services
- Altera SDK for OpenCL is First in Industry to Achieve Khronos Conformance for FPGAs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |