TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
Bristol, UK, 14 January, 2015 – TVS, a leader in software test and hardware verification solutions, today announced the addition of asureVIEWTM to the latest release of its asureSIGNTM management and verification tool. asureVIEW is a web based interface that allows asureSIGN to view real-time status of product requirement and test/coverage results. Bringing confidence to and making it easier for users, asureVIEW gives a pictorial view of accurate information about the verification efforts for both hardware and software projects. The information collected and the analysis tool provided is particularly useful for verification or test engineers and for program managers.
asureSIGN is a requirements driven management and verification tool for managers, developers and integrators. Based on a Requirements Driven Verification and Test (RDVT) flow, it helps to ensure that product requirements have been successfully tested and implemented thus supporting compliance to various safety standards.
The latest asureSIGN release also includes the ability to merge information from multiple sources. This means that information from simulation can be merged with formal verification results from OneSpin Solutions, further differentiating asureSIGN as the industry’s only tool that can combine results from formal and simulation from multiple vendors.
Demonstrably, TVS is constantly upgrading and developing new products to ensure that its test and verification tools continue to give its customers the tools they need to address projects efficiently, saving on time and costs, and importantly enabling them to become leaders in their own fields too. Furthermore, TVS is currently working closely with companies involved in the automotive, rail and avionics industries towards another major asureSIGN release in March 2015.
A full and detailed list of asureSIGN features can be found on the TVS website at: www.testandverification.com/solutions/requirements/.
About TVS
TVS (Test and Verification Solutions Ltd) provides services and products to organisations developing complex products in the microelectronics and embedded systems industries. Such organisations use TVS to verify their hardware and software products, employ industry best practice and manage peaks in development and testing programmes. TVS’ embedded software testing services includes onsite/offshore testing support including assistance with safety certification and security testing. TVS hardware verification services include onsite/offshore verification support and training in advanced verification methodologies. TVS also offers Verification IPs and its own Verification (EDA) signoff tool.
|
Related News
- Truechip and Uniquify Achieve Sign-off Verification of DDR Interface IP
- OneSpin Solutions Enters EDA Market with Breakthrough Formal Verification Solution; OneSpin 360 Module Verifier First to Enable True Functional Sign-off and Risk-Free IP Reuse
- Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO for DO-254 Projects
- Real Intent Announces Verix Multimode DFT Static Sign-Off Tool
- TVS announces new CPU Verification tool development
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |