City Semiconductor Announces Leading-Edge 12-bit 2.5-GSPS SAR ADC IP in 40nm
SAN FRANCISCO – January 23, 2015 – City Semiconductor, a proven supplier of leading-edge mixed signal IP and related design services and support, announces an interleaved SAR (Successive Approximation Register) ADC with 12 bits of resolution at conversion rate of up to 2.5-GSPS (Gigasamples per second). Implemented in a popular 40nm process, this IP provides an industry-leading combination of high speed, low power consumption and flexibility for software defined radio, wireless networking, satellite communications, radar, and high-performance Test & Measurement equipment.
The third-generation CS_AD122500_UMC40LP design provides exceptional noise performance while consuming significantly less power compared to existing solutions. Foreground calibration can be implemented on demand, which incurs a brief interruption in the output data flow. And, in order to meet the needs of communications applications which cannot tolerate interruptions in service the design also offers background calibration, which is totally invisible to the user. To simplify the design-in, City provides all needed voltage references and clock phase generation circuitry onboard. Also, the converter is easily configured as either a single, or a dual, for quadrature demodulation. Although currently implemented in the UMC 40nm process, the design is easily ported to other popular foundries.
About City Semiconductor:
City Semiconductor is a mixed-signal IC design house providing world-class intellectual property for the highest-speed applications, specializing in data converters that operate in the Gigahertz range, including Gigasample-per-second (GSPS) analog-to-digital converters (ADC) and digital-to-analog converters (DAC), as well as interface and support functions such as SerDes, LVDS, clocking (DLL/PLL), references, and related package and ESD design support. City Semiconductor also provide ultra-high-speed custom and semi-custom design and layout services, and support all aspects of production release for turnkey products or complex system-on-chip ASICs. Their quickly growing portfolio includes proven designs implemented in nodes ranging from 40nm to 180nm, at popular foundries worldwide.
|
Related News
- Unveiling a Cutting-Edge 12-bit 5Msps SAR ADC IP Core - Industry-Leading Features, Silicon Proven, and Available for Licensing Now
- Triad Semiconductor Announces First Mixed-signal ARM Cortex-M0 Processor with 16-bit ADC and 12-bit DAC
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- Availability of New 16-bit 5MSps SAR ADC in 40nm Node Sets New Standards for High-Performance Data Conversion
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |