Complete USB Human Interface Design Platform
Bytom, Poland, 2nd of February, 2015 -- Digital Core Design, an IP Core provider and a System-on-Chip design house from Poland, introduced the USB HID Design Platform. It is complete and integrated solution which targets almost all aspects of USB based Human Interface Devices. Apart from that, DCD’s solution enhances Internet of Things (IoT) projects thanks to its software stack optimized with ultra-low power DP8051 8.bit CPU.
Highlights:
- DUSB2 peripheral controller, designed to support 12 Mb/s "Full Speed" (FS) and 480 Mb/s "High Speed" (HS) serial data transmission rates
- DP8051XP ultra high performance, speed optimized, fully customizable 8051 8-bit microcontroller with built-in DoCDTM debug IP core
- Human Interface Devices software stack optimized for DP8051XP 8-bit CPU
- FPGA board with ready to use, preprogrammed example HID application
- HAD2 – DoCDTM Hardware Assisted Debugger board
- DoCDTM Debug Software
- DoCDTM driver for Keil development software
- DoCDTM driver for IAR development software
Digital Core Design’s USB HID Design Platform is a complete and integrated solution created to enhance USB based Human Interface Devices design experiences. Mouses, keyboards, tablets but also hundreds of other e-quipment is based on stable USB connection. So it’s not a secret that a true programmable embedded system-on-chip integrating configurable analog and digital peripheral functions, is one of the biggest challenges engineers ever faced. – Our Human Interface Devices Design Platform offers the highest level of testability, conformance and verification – explains Tomasz Krzyzak, DCD’s Vice President, Member of the Board of Directors. This specific SoC seems to be the leading combination of all crucial elements implemented in one IP Core.
The USB HID Design Platform supports UTMI Transceiver Macrocell Interface as well as low cost Full Speed Macrocells. It’s been stacked with the DP8051 DCD’s IP Core, which guarantees 100% software compatibleness with ’51 industry standard. The same engineers gets up to 256 bytes of internal (on chip) Data Memory, up to 64K bytes of internal (on chip) or external (off chip) Program Memory. Last but not least, along with up to 16M bytes of external (off chip) Data Memory, goes a programmable Program Memory Wait States for wide range of memories speed.
More information http://dcd.pl/ipcore/93/hid-platform/
Information about Digital Core Design:
The company founded in 1999, since the beginning stands in the forefront of the IP Core market. High specialization and profound customer service enabled to introduce more than 70 different architectures. Among them is the world’s fastest 8051 IP Core, the DQ80251, which is more than 66 times faster than the standard solution. As an effect, over 300 hundred licensees have been sold to more than 500 companies worldwide. Among them are the biggest enterprises like e.g. Sony, Siemens, General Electric and Toyota. But a lot of DCD’s customers are small businesses, R&D laboratories or front/back end offices, which require exact solution tailored to their project needs. Rough estimations say that more than 270 000 000 devices around the globe have been based on Digital Core Design’s IP Cores.
|
Digital Core Design Hot IP
Related News
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
- EnSilica evaluation platform for EN62020 sensor interface ASIC speeds up development of wearable fitness and healthcare sensor devices
- USB 3.0 IP, MIPI D-PHY v1.2 IP, Display Port v1.4 IP, 1G Ethernet IP, the Best-Selling Interface IP Cores solutions through T2M in 2022
- USB IP Cores for the Intel Pathfinder for RISC-V Platform
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |