English
TSMC Plans to Invest $16 Billion More in Taiwan Site
Alan Patterson, EETimes
2/9/2015 08:55 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest chip foundry, said in a press statement that it plans to invest an additional NT$500 billion ($15.9 billion) as part of an expansion on the site of an existing fab in Taiwan.
The company provided no more specific timeframe for the expansion other than to say the investment would be over several years, with the amount in each year based on expected demand for capacity.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Global Semiconductor Industry Plans to Invest $400 Billion in 300mm Fab Equipment Over Next Three Years, SEMI Reports
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Intel to place US$14 billion orders with TSMC, says report
- TSMC allocates $6bn for 2nm capacity in Taiwan
- Global Chip Industry Projected to Invest More Than $500 Billion in New Factories by 2024, SEMI Reports
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset