Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
Mobiveil and Semtech Collaboration Reduces Time to Market by Providing a Complete Solution for PCI Express 3.0 With SR-IOV and ARI Support
MILPITAS, CA, Feb 11, 2015 -- Mobiveil, Inc., a fast growing supplier of silicon intellectual property, platforms, and IP-enabled engineering services today announced its collaboration with Semtech Corp., a leading supplier of analog and mixed-signal semiconductors, to provide SoC designers a verified PCI Express® (PCIe®) 3.0 controller and PCIe 3.0 PHY. Mobiveil's GPEX PCI Express controller and ultra-low power, ultra-low latency PCI Express 3.0 PHY, part of Semtech's Snowbush® IP family of IP products, provide a complete solutions for customers who need to deploy PCIe 3.0 technology on their ASIC/SOCs. The combination IP-solution saves up to 24 man months of internal design effort while providing a PCIe 3.0 controller with Single Root I/O Virtualization (SR-IOV) and Alternative Routing-ID Interpretation (ARI) support.
Recently Mobiveil's GPEX PCIe controller and Semtech's PHY received a design win with an Optical Networking equipment supplier. Using this pre-verified PCIe solution to provide chip-to-chip communication for their unique hardware design, the company plans to shorten time to market and reduce the risk to achieve first time success of their design.
"Our collaboration with Mobiveil will offer SoC designers a combined PHY and controller for PCIe 3.0 technology," said Semtech Corp. Worldwide Marketing Director, Snowbush IP, Kevin Walsh. "Semtech's endpoint PHY IP for PCI Express 3.0 technology passed PCI-SIG® compliance testing and is now on the PCIe 3.0 Integrators List. It can support both long reach and short reach channels. The Snowbush PHY for PCIe 3.0 technology delivers high performance with best-in-class power efficiency in process nodes down to 28nm. This saves in-house engineering and frees these resources to concentrate on value added circuit design."
"Semtech and Mobiveil are both long-standing members of PCI-SIG," said Al Yanes, PCI-SIG president and chairman. "We are pleased with their efforts to provide key components that serve the PCI Express ecosystem."
"We are thrilled joining with Semtech to provide SoC designers our GPEX PCIe 3.0 controller with Single Root I/O Virtualization and Alternative Routing-ID Interpretation (ARI) and Address Translation Services (ATS) support," said Gopa Periyadan, Mobiveil Chief Operating Officer. "SRIOV provides standardized method to control SR-IOV resource configuration and management and ability to reduce hardware requirements and associated cost with provisioning potentially a significant number of I/O Functions within a device. SR-IOV with other I/O virtualization technologies such as ATS and interrupt remapping allows a robust, complete I/O virtualization solutions. Thus, SoC designers are assured of having a high speed PHY with a PCIe 3.0 endpoint controller, which passed PCI-SIG's Gold Suite compliance testing in March last year, allowing them to take full advantage of the PCIe 3.0 interface."
About the Semtech PCI Express 3.0 PHY
The Semtech ultra-low power, ultra-low latency PCI Express 3.0 PHY, which is part of the Semtech's Snowbush ® IP family of IP products, provides a differentiated choice of power supplies (1.8V, 2.5V or 3.3V) to support legacy applications and ease of integration. The ultra-low power consumption for both normal and low power state modes, combined with very low wake up latencies, enable designers to reduce system power significantly. These features give designers the best IP choice when developing PCIe interfaces for the storage, server and high-performance computing markets. Building on 14 successful product tape-outs at 40nm, and six PCIe 3.0 designs at 28nm process, and growing, this offering provides designers with lowest power and lowest latency.
About Mobiveil's PCI Express Controller
Mobiveil's GPEX PCI Express Controller architecture optimizes link utilization, latency, reliability, power consumption, and silicon footprint. It supports SR-IOV and complaint to Single Root I/O Virtualization (SRIOV) and Sharing Specification Revision 1.0. It is compliant to Address Translation Services Revision 1.0 and supports configurable number of physical functions (PFs) and virtual functions (VFs) for SRIOV. It is architected for high link utilization and low latency, handles PCI-Express ordering rules, and implements flow control logic in both directions. The packet-oriented user logic interface also supports PIPE4.3-compliant PHYs, and flexible lane ordering and support for lane reversal.
About Mobiveil
Mobiveil is a fast-growing technology company that specializes in development of silicon intellectual properties, platforms and solutions for the networking, storage and enterprise markets. Mobiveil team leverages decades of experience in delivering high-quality, production-proven, and high-speed serial interconnect Silicon IP cores and custom and standard form factor hardware boards to leading customers worldwide. Mobiveil is headquartered in the Silicon Valley with engineering development centers located in Milpitas, Calif., Chennai and Bangalore, India, and sales offices and representatives located in US, Europe, Israel, Japan, Taiwan and People's Republic of China. For more information, please visit http://www.mobiveil.com.
About PCI-SIG
PCI-SIG is the consortium that owns and manages PCI specifications as open industry specifications. The organization defines I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of nearly 800 industry-leading member companies. To join PCI-SIG, and for a list of the Board of Directors, visit http://www.pcisig.com.
|
Mobiveil Hot IP
Related News
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- Semtech Adds New Ultra-low Power, Ultra-low Latency PCI Express 3.0 PHY to Snowbush IP Platform for Expanding Storage and Server Markets
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- Semtech's PCI Express 3.0 PHY IP Platform is Fully Compliant and Included on PCI-SIG Integrators List
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |