Fast Processor Models of MIPS Warrior Cores Released by Imperas and Open Virtual Platforms
Imperas Virtual Platform Products Provide Interface to Imagination Codescape Debugger
Oxford, United Kingdom, 23 February 2015 - Imperas™ is releasing the Open Virtual Platforms™ (OVP™) Fast Processor Models for the MIPS Warrior P-class and M-class CPU IP cores from Imagination Technologies. Example virtual platforms are also being released, as well as support for the cores in the Imperas M*SDK™ advanced software development tools. In addition, the Imperas M*SDK and M*DEV™ products support the use of the Imagination Codescape Debugger for embedded software debug and development.
The processor core models and example platforms are available from the Open Virtual Platforms website, www.OVPworld.org/MIPS. The models of the P5600 and M51xx processor cores, as well as models of other MIPS processors, work with the Imperas and OVP simulators, including the QuantumLeap™ parallel simulation accelerator, and have shown exceptionally fast performance of hundreds of millions of instructions per second.
"MIPS Warrior CPUs provide industry leading feature sets, performance, area and power consumption. Partnering with Imperas to provide models in their innovative virtual platform tools provides a huge advantage to MIPS users. These models, together with Imperas' new EPKs that let users run high-speed simulations of MIPS-based SoCs on any suitable PC - can benefit MIPS customers and anyone developing software for MIPS platforms," said John Min, director of processor technology marketing for Imagination. "It is an additional benefit to our users to enable them to use the Codescape debugger for software development on both virtual platforms and hardware platforms."
All OVP processor models are instruction accurate, and very fast, focused on enabling embedded software engineers to have a development environment available early to accelerate the entire product development cycle. Virtual platforms utilizing these OVP processor models can be created with the OVP peripheral and platform models, or the processor models can be integrated into SystemC/TLM-2.0 based virtual platforms using the native TLM-2.0 interface available with all OVP processor models.
The OVP models also work with the Imperas advanced tools for multicore software verification, analysis and debug, including key tools for hardware-dependent software development such as OS and CPU-aware tracing (instruction, function, task, event), profiling, code coverage and memory analysis. The tools utilize the Imperas SlipStreamer™ patent pending binary interception technology. SlipStreamer enables these analytical tools to operate without any modification or instrumentation of the software source code, i.e., the tools are completely non-intrusive.
"MIPS CPUs, with state of the art features such as multithreading and hardware virtualization, require state of the art software development tools," said Simon Davidmann, president and CEO, Imperas and founding director of the OVP initiative. "OVP Fast Processor Models, which are faster and easier to use than other models, accelerate the development cycle and make software debug, test and optimization easier for software engineers."
OVP offers developers models of all MIPS processor cores, including the MIPS Aptiv cores and the MIPS Classic cores - with MIPS Warrior core support now rolling out. OVP also has the new Extendable Platform Kits™ (EPKs™) from Imperas, which are virtual platforms (simulation models) of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models included in the EPKs are open source, so that users can easily add new models to the platform as well as modify the existing models.
About Imperas
Imperas Software was founded in 2008 to develop and deliver embedded software development systems. The company's comprehensive product line enables the rapid creation of high-performance virtual platforms and the efficient development of embedded software utilizing those platforms. Imperas' technology allows for software engineering schedules to be significantly reduced while improving the quality of products relying on embedded systems. In 2008 Imperas founded the Open Virtual Platforms (OVP) consortium to improve the availability of open model libraries and virtual platform infrastructure. Leading communications, automotive, consumer electronics and embedded processor companies rely on Imperas for the development of their electronic products. The company’s corporate headquarters is located near Oxford, UK and it maintains support and sales organizations in Silicon Valley, California and Tokyo, Japan. For more information about Imperas, please go to www.imperas.com.
|
Related News
- Fast Processor Models of MIPS Technologies New Aptiv Generation Cores Released by Imperas and Open Virtual Platforms
- Fast Processor Models of Latest Arm Cores Released by Imperas and Open Virtual Platforms (OVP)
- Fast Processor Model of Renesas RL78 CPU Released by Imperas for Open Virtual Platforms
- Imperas Releases Fast Models of PowerPC Processors Through Open Virtual Platforms (OVP) Initiative
- ARM Cortex-A72 Models and Virtual Platforms Released by Imperas and Open Virtual Platforms
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |