SmartDV Announces Addition of Six New Verification IPs to their Product Portfolio
SmartDV compiler technology speeds development, customization, feature enhancements and support turnaround by automating VIP development
SAN DIEGO, CA – February 27, 2015 – SmartDV Technologies, the verification intellectual property (VIP) company, has added six new VIPs to an already extensive VIP portfolio. The new additions include USB-Power Delivery, MIPI-CPHY, MIPI-DBI, AMBA5 CHI, LPDDR4 and DDR4. The company has been successful in speeding up VIP development through their compiler technology, which accelerates development, customization, feature enhancements and support turnaround through unprecedented automation. This technology improves performance by a factor of 2-4x compared with VIP from competing vendors.
SmartDV’s VIP portfolio now stands at over 75, a testament to the company’s commitment to develop and deliver VIPs for all protocols. The company will be showcasing the new portfolio additions at DVCon 2015 at the Doubletree Hotel in San Jose, CA on March 2nd to 4th in booth #404.
SmartDV VIPs are shipped with compliance test suites, comprehensive functional coverage models, and a rich set of customization and protocol checks. Customers have source code access to everything except base bus functional models (BFMs), enabling them to quickly and easily edit/modify test cases, coverage models, and sequence libraries that are shipped with each VIP package. VIPs can be delivered in the native language of the customer’s choosing – for example, UVM, System Verilog, VMM, OVM, SystemC, and Specman e.
A short overview of these new VIPs can be found at:
USB-PD, MIPI-CPHY, and MIPI-DBI verification IP have been deployed by multiple customers, including top semiconductor companies. AMBA5 CHI, DDR4 and LPPD4 are in beta.
“For new protocol specifications or standards, our goal is to help customers get access to high quality, high-performing VIPs as early as possible in the design verification cycle without paying a premium for early engagement,” said Harish Poojary, head of US operations and vice-president of worldwide sales and business development at SmartDV. “We engage with customers early to develop VIPs for new standards and also customize the interface to meet their requirements. We always have a paid customer before we announce general availability.”
For more information on SmartDV’s VIP portfolio or for customer references, see http://www.smart-dv.com/products.html
About SmartDV
SmartDV creates high-quality standard and custom protocol verification intellectual property (VIP), memory models and simulation acceleration IP products designed to work with coverage-driven verification flows. The company’s mission is to provide high-quality IP along with industry-best support at lower cost and to help remove limited licensing constraints, speeding up regressions and time to market. All SmartDV VIPs ship with a compliance test suite and are native UVM (or any language that a customer prefers) without any wrappers, which increases performance and simplifies debugging. Each VIP also is independently developed and verified against external design IP for highest quality.
SmartDV has customers from wireless/mobile, storage, automotive, memory, networking and other domains.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- Synopsys Expands Verification IP Portfolio with Memory Models
- Introducing the largest portfolio of Verification IP Cores for all types of Testbench verifications of different protocols and interfaces for your advanced Design IPs which are now available for immediate licensing
- SmartDV Provides Broad Portfolio of Memory Modeling, Design and Verification Solutions
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- SmartDV to Exhibit at Virtual Samsung SAFE Forum 2020 with Portfolio of Design and Verification IP
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |