IneoQuest Technologies Achieves Rapid Development of Gigabit Ethernet Test System Using Xilinx Platform FPGAs
IneoQuest shaves months off development cycle by using Xilinx programmable platform versus an ASIC
SAN JOSE, Calif., July 30, 2002 -Xilinx, Inc., (NASDAQ:XLNX) today announced that IneoQuest Technologies, an emerging leader in designing and building the next generation of network traffic generation and performance analysis systems, developed its leading-edge Singulus™ G1 family of Gigabit Ethernet network systems using Xilinx® Virtex-II™ series Platform FPGAs. IneoQuest attributes its six-month development time to using Xilinx reprogrammable FPGAs in lieu of a traditional ASIC. IneoQuest is among a growing number of networking companies to gain a competitive advantage through its use of Xilinx programmable logic solutions.
"The challenge was to build a cutting edge platform that is not only expandable, but one third the cost of any comparable solution," said Marc Todd, president and chief executive officer at IneoQuest Technologies. "The reconfigurable nature of Virtex-II Platform FPGAs allows us to upgrade the system with new features using the same hardware base."
In addition to using Virtex-II Series FPGAs, IneoQuest developed the Singulus system using Xilinx™ ISE 4.2i logic design software, an IBM PowerPC 405 processor, and Wind River Systems development tools. This combination allowed IneoQuest engineers to partition the development and work in parallel, then integrate the hardware, software, and FPGA logic quickly and efficiently. For more information about how this was accomplished visit www.ineoquest.com/SG1CSv3_XilinxWebcast.pdf.
"Xilinx Virtex-II series FPGAs and ISE 4.2i software tools provide our customers with the industry's highest performance and highest density platform for new product development," said Babak Hedayati, senior director of Product Solutions Marketing at Xilinx. "We partnered with best in class companies such as IBM and Wind River Systems to ensure standard, flexible and scalable design methodologies for our customers."
About Xilinx Virtex-II Platform FPGAs
The Xilinx Virtex-II Platform FPGA family delivers the highest performance and highest density of any programmable logic solution available. The innovative Virtex-II IP-Immersion architecture enables integration of both hard and soft intellectual property (IP), enhanced system memory, and lightning-fast DSP performance, providing the best platform for advanced digital designs in the industry. With densities ranging from 40,000 to eight million-system gates, Virtex-II solutions are empowered by advanced design tools that reduce development time through fast design, powerful synthesis, smart implementation algorithms, and efficient verification capabilities.
About IneoQuest Technologies
Based in Mansfield, MA, IneoQuest Technologies is an emerging leader in designing and building the next generation of network traffic generation and performance analysis systems. The Singulus™ family of Network Traffic Stimulus and Analysis Systems is designed to provide line speed network traffic on command for the express purpose of design and development. The Singulus™ G1 for Gigabit Ethernet is currently available, and Singulus™ G10E for 10 Gigabit Ethernet, and Singulus POS OC-192c will be available in August 2002. For more information, visit IneoQuest's website at www.ineoquest.com.
About Xilinx
Xilinx is the worldwide leader of programmable logic solutions. Additional information about Xilinx can be found at http://www.xilinx.com .
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Accelerates Serial Adoption with New Gigabit Ethernet Development Kit for Virtex-5 FPGAs
- Spirent Communiations Leverages Xilinx Silicon, IP And Services To Introduce First Dual-Media Gigabit Ethernet Test System
- Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process Technology
- Xilinx UltraScale 20nm Devices Enable JDSU ONT 400G Ethernet Test Platform
- Cadence Announces Protium Rapid Prototyping Platform and Expands System Development Suite Low-Power Verification
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |