Xilinx to Participate in the Inaugural OpenPOWER Summit 2015 to Further Enable Collaborative Innovation for Next-Generation Data Centers
SAN JOSE, Calif., March 12, 2015 -- Xilinx, Inc. (NASDAQ: XLNX) today announced it will participate in the inaugural OpenPOWER™ Summit 2015 to further enable collaborative innovation for next-generation data centers. As a member of the OpenPOWER Foundation, Xilinx is delivering FPGA-based acceleration technologies for high performance compute solutions and is among the growing open development community dedicated to accelerating innovation using IBM's POWER microprocessor. At the event, Xilinx joins a distinguished lineup of OpenPOWER Foundation keynote speakers, technical workgroup updates and member presentations. To learn more, visit Xilinx at the OpenPOWER Summit March 17 - 19, 2015 at the San Jose Convention Center, San Jose, CA.
Xilinx Participation at OpenPOWER Summit 2015
Wednesday, March 18 at 3:55PM
"Key-Value Store Acceleration with OpenPOWER" by Michaela Blott, Senior Staff Research Engineer, Xilinx
- This presentation discusses the architecture of an accelerated key-value store appliance which leverages a novel data-flow implementation of Memcached on an FPGA. The design achieves up to 36X in performance and power at response times in the microsecond range. Coherent integration of memory through IBM's Power8 CAPI interface allows both host memory and coherent-attached flash to be used as the value store.
Wednesday, March 18 at 6:30PM
"Data Center and Cloud Computing Market Landscape and Challenges" by Manoj Roge, Director of Wired and Data Center Solutions, Xilinx
- This presentation discusses data center and cloud computing market landscapes, examines technology challenges that limit scaling of cloud computing and delivers insights into how FPGAs combined with general purpose processors are transforming next-generation data centers with tremendous compute horsepower, low-latency and extreme power efficiency.
Technical Demonstrations in Xilinx Booth #913
- Key Value Store Application Acceleration Solution
Xilinx is showcasing a Key Value Store (KVS) application acceleration demo leveraging the Alpha Data ADM-PCIE-7V3 board and OpenPOWER's coherent accelerator processor interface (CAPI). This demonstration is a broadly applicable KVS workload acceleration engine delivering performance/watt acceleration at lower latency. - Convey Computer Corporation OpenPOWER-based Acceleration Solution
Convey Computer Corporation will be showing its Eagle co-processor, a PCIe® form factor add-in card that utilizes Xilinx FPGAs to deliver application-specific acceleration for data-intensive applications. Eagle co-processors are IBM Power8 CAPI capable, and incorporate a Xilinx Virtex-7 X980T FPGA with four on-board SO-DIMMs for local data storage. OpenPOWER systems with Eagle co-processors provide an ideal solution for big data and high performance computing applications.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Altera Joins IBM OpenPOWER Foundation to Enable the Development of Next-Generation Data Centers
- Xilinx Demonstrates FPGA-Based Acceleration Technology for Next-Generation Data Centers at IBM Impact 2014
- Xilinx Solutions Target Growing ASIC and ASSP Gaps for Next-Generation Smarter Networks and Data Centers
- Inside Secure Technology Chosen to Secure Kalray's Intelligent Processors for Autonomous Vehicles and Next-Generation Data Centers
- Xilinx Showcases All Programmable Solutions for Cloud and Data Center Flash Storage at Flash Memory Summit 2015
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
E-mail This Article | Printer-Friendly Page |