Synopsys and Hardent Provide Interoperable Display IP Solutions to Reduce Data Transmission Bandwidth for Ultra High-Definition Mobile Devices
Combination of Synopsys DesignWare MIPI DSI IP and Hardent VESA Display Stream Compression IP Enables Single and Dual High-Definition Displays
MOUNTAIN VIEW, Calif. -- March 12, 2015 -- Synopsys, Inc. (Nasdaq: SNPS) and Hardent today announced availability of a compliant and interoperable Display Serial Interface (DSI) solution that helps reduce the data transmission bandwidth in Ultra-High Definition (UHD) mobile devices. By using Hardent's Video Electronics Standards Association (VESA) Display Stream Compression (DSC) Encoder IP, video signals can be compressed and transmitted through Synopsys' DesignWare® MIPI DSI Host Controller IP. This enables higher-resolution displays with reduced bandwidth, while enhancing interoperability and lowering power, electromagnetic interference, and overall system costs.
Synopsys' DesignWare MIPI DSI Host Controller IP is compliant to the latest MIPI specification v1.2. Combined with the silicon-proven DesignWare MIPI D-PHY, designers have a complete, interoperable MIPI display solution that can be easily integrated into application processors with less risk. The Hardent VESA DSC Encoder IP is compliant with VESA DSC standard v1.1 and enables visually lossless video compression between the application processor and the display system inside the system-on-chip (SoC). Hardent's VESA DSC Encoder IP compresses and transports the video signal to one or more DSI streams utilizing Synopsys' DesignWare MIPI DSI Host Controller and MIPI D-PHY IP.
"Electronics manufacturers leverage visually lossless compression to enable compelling displays for ultra-high-definition mobile applications," said Alain Legault, vice president of IP products at Hardent. "We have collaborated with Synopsys, the industry's trusted provider of high-quality IP, to provide a fully interoperable solution that will allow companies to deliver next-generation displays."
"The evolution of displays in mobile devices has brought about new SoC design challenges," said Joel Huloux chairman of the MIPI Alliance. "As an active contributor to the MIPI Alliance Display and PHY working groups for more than 10 years, Synopsys continues to collaborate with other ecosystem partners to establish display interface standards, drive adoption and deliver interoperable IP solutions that foster innovative products implementing MIPI standards."
"Portable devices, including hand-held, are moving toward 4K resolution, and SoC designers must move in this direction without sacrificing battery life, weight and cost," said Bill Lempesis, executive director at VESA. "Working with the MIPI Alliance, we've established a DSC standard that addresses these requirements. Hardent was an active member of VESA's DSC Task Group and contributed to the standard, and we're glad to see this collaboration between Synopsys and Hardent to help enable this new technology for product development."
"By collaborating with Hardent, we are providing designers with an interoperable and compliant solution that enables them to support ultra-high-definition mobile displays," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "As the leading provider of MIPI IP with more than 200 design wins, Synopsys provides designers with a complete high-performance, low-power DesignWare MIPI DSI IP solution that helps them implement the required functionality into SoCs for the mobile and consumer markets."
Availability
Synopsys' DesignWare MIPI IP solutions including DSI v1.2 and CSI-2 v1.2 Host Controllers and D-PHY v1.2 are available now. The Hardent VESA DSC Encoder IP is available now.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
About Hardent, Inc.
Hardent is a professional services firm providing engineering, IP products and training to leading worldwide electronics equipment and component manufacturers. Hardent's experts cultivate innovation in electronics and are specialized in ASICs, FPGAs, DSPs, embedded software, FPGA video processing and system on chip (SoC) design. Hardent's consultants are trusted advisers in developing high-complexity products, improving engineering processes, providing expert training solutions and accelerating products' time-to-market. Learn more at www.hardent.com.
|
Search Silicon IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Integrates VESA Display Stream Compression into DesignWare MIPI DSI IP to Enable 4K Ultra HD and Higher Resolution Displays
- MIPI® Alliance and VESA® Announce Liaison to Collaborate on Data Compression Schemes for Mobile Display Applications
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
- VESA and MIPI Alliance Announce the Adoption of VESA's New Display Stream Compression Standard
- First VESA Display Stream Compression (DSC) Decoder IP Announced by Hardent
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |