Nurlogic moves libraries to IBM 130-nm foundry process
Nurlogic moves libraries to IBM 130-nm foundry process
By Semiconductor Business News
July 30, 2002 (11:23 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020729S0021
SAN DIEGO, Calif. -- NurLogic Design Inc., a developer of library components, has agreed to support foundry customers using IBM's 130-nanometer process technology with standard cell and I/O library components. The company said it has physically and electrically optimized each library component to IBM's process, which is intended for use by system-on-chip (SoC) designers. "We've worked with NurLogic through several generations of our foundry technology because of their established customer base and wealth of IP," said Mike Concannon, vice president of foundry manufacturing services for IBM Microelectronics in a statement. Under the agreement, IBM customers have access to NurLogic's standard cell components and I/O library pad cells. In addition, NurLogic will supply customers directly with the libraries and provide technical support.
|
Related News
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Tower aims to ship ICs made on 130-nm process in 2005
- Virtual Silicon Offers IP for IBM 130 nm Foundry Process
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |