Omnitek's video IP-cores prove a hit with Xilinx customers
March 23, 2015 -- The growing requirement among AV systems and equipment designers for targeted, efficient FPGA IP-cores that address common but often large and complex requirements has resulted in Omnitek, a Certified Member of the Xilinx Alliance Program, securing significant IP licence deals with key Xilinx clients for its Scalable Video Processing and Streaming DMA controller IP cores.
Omnitek also provides a design service and consultancy for example to add unique features or to assist with interfacing to the various high speed video transport methods – 12G-SDI, DisplayPort 1.2, HDMI 2.0, Vx1, LVDS.
Ad |
PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface CAN 2.0 Controller with DMA DMA Controller AMBA Multi-Channel DMA Controller |
Omnitek’s clients for its video IP-cores and design services range across the high resolution video signal path from single or multiple camera capture via video over IP networks, military and teleconferencing, to interactive and multi-monitor projector display systems.
The ability to embody these IP cores swiftly and efficiently into customer designs avoids re-invention of key technologies and allows Xilinx and Omnitek customers to reduce their design costs, material costs and time to market.
“With the latest version of Xilinx’s Real-Time Video Engine reference design based on Omnitek’s Scalable Video Processor IP core, we are seeing a growing number of customers adopting FPGAs rather than standard video chips, particularly in the pro A/V market where demand for multichannel 4K video processing in video walls and interactive displays is at its highest,” said Aaron Behman, director broadcast & pro A/V at Xilinx.
Engineered for the Vivado Design Suite, Omnitek’s IP-cores are incorporated in customer designs using the ‘IPI’ IP Integrator. Xilinx’s Real Time Video Engine (RTVE) reference designs include Omnitek’s OSVP scalable video processor IP suite, which supports from standard definition video up to 4K and frame rates up to 120Hz. The latest RTVE version, out now, is RTVE 3.1 which includes Xilinx connectivity IP to provide a finished design representative of many customer applications.
The RTVE 3.1 design incorporates an API and an application to drive the RTVE engine from a web-based interface. The OSVP suite includes: 6-axis colour correction; motion- and/or edge-adaptive de-interlacing (complete with 3:2 and 2:2 film cadence detection and processing), noise reduction, and resize and crop with image sharpening/smoothing.
Also available to customers is the hardware platform for the RTVE 3.1, which comprises the OmniTek OZ745 Development Kit (which is based around a Xilinx Zynq 7045) and an associated FMC Expansion card.
Omnitek provides its own reference designs to demonstrate other IP cores such as its Streaming DMA Controller – now supporting Gen 3 PCIe systems - which provide a basis for customer designs. The DMA Controller features a range of optimisations such as pre-fetching Scatter –Gather mode descriptors and back-to-back packing of TLP packets that allow it to make highly-efficient use of the PCIe bandwidth.
About Omnitek:
Omnitek was formed in 2001 and specializes in video test and measurement equipment and in FPGA IP, development boards and design services for video-related products. In 2008 OmniTek was awarded a Queen’s Award for Enterprise, for innovation.
Additional information is available from www.omnitek.tv
|
Related News
- EasyIC announces it is now a member of the Xilinx Alliance Program
- Tri-Star Design, Inc. Becomes Member of Elite Xilinx Alliance Program
- Siemens joins Intel Foundry Services' EDA Alliance program
- LeapMind Announces Participation in Alliance Program of Xilinx, a Major US FPGA Innovator
- CEVA's Wi-Fi 6 Solution Becomes World's First IP to Achieve Wi-Fi CERTIFIED 6 Status from the Wi-Fi Alliance
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |