English
Researchers Claim 44x Power Cuts
New on/off transceivers reduce power 80%
R. Colin Johnson, EETimes
3/30/2015 00:01 AM EDT
PORTLAND, Ore.-- Researchers sponsored by the Semiconductor Research Corp. (SRC, Research Triangle Park, N.C.) claim they have extended Moore's Law by finding a way to cut serial link power by as much as 80 percent. The innovation at the University of Illinois (Urbana) is a new on/off transceiver to be used on chips, between chips, between boards and between servers at data centers.
The team estimates the technique can reduce power up to whopping 44 times for communications, extending Moore's Law by increasing computational capacity without increasing power. "While this technique isn’t designed to push processors to go faster, it does, in the context of a datacenter, allow for power saved in the link budget to be used elsewhere," David Yeh, SRC director of Integrated Circuits and Systems Sciences told EETimes.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Lattice sensAI 3.0 Solutions Stack Doubles Performance, Cuts Power Consumption in Half for Edge AI Applications
- Synopsys' New USB 2.0 Type-C IP Cuts Power and Area for IoT Edge Applications
- Synopsys' New DesignWare MIPI D-PHY Cuts Area and Power by 50 Percent
- Cadence Tensilica HiFi Audio Tunneling for Android Cuts Audio Processing Power by Up to 14X
- Synopsys New Ultra Low-Power Non-Volatile Memory IP Cuts Power by 90 Percent and Size in Half
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards