English
ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
TVS offers one of the first AMBA 5 CHI VIP solutions in the market
March 31, 2015 -- TVS is offering the AMBA 5 CHI (Coherent Hub Interface) which is a highly flexible and configurable verification IP that can be easily integrated into any SOC verification environment. Supporting both UVM and OVM this CHI VIP is part of the asureVIP portfolio of implementation-proven VIP offerings.
Read more.
|
||||||
Related News
- NetSpeed Systems to Bring its Next-Generation Cache Coherency to Enterprise Market with Extended ARM License
- UltraSoC delivers industry's first debug and analytics solution for ARM's AMBA 5 CHI Issue B coherency architecture
- Synopsys Delivers Verification IP and Test Suite for ARM AMBA 5 CHI Issue B Specification
- Avery Design Systems Targets Accelerator Applications With Verification Solutions for CCIX, AMBA 5 CHI, and PCIe 4.0
- UltraSoC enhances support for ARM with industry first AMBA 5 CHI NoC monitor
Breaking News
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Intel brings 3nm production to Europe in 2025
- RISC-V in Space Workshop 2025 in Gothenburg
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
Most Popular
- Intel brings 3nm production to Europe in 2025
- Qualcomm initiates global anti-trust complaint about Arm
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- RISC-V in Space Workshop 2025 in Gothenburg
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
|
E-mail This Article | 
|
|
Printer-Friendly Page |