Analog EDA Finally Automated
Bosch transferred method to Cadence
R. Colin Johnson
4/1/2015 09:59 AM EDT
PORTLAND, Ore. — Historically analog designers were almost mysterious and old-school as radio frequency (RF) designers. After acquiring years of experience manipulating the many parameters not present in digital designs, analog designers become fountains-of-knowledge in how to add the"secret sauce" to all the different sorts of analog circuits in use today, often reluctant to embrace automation as an alternative, according to presenters here at the International Symposium on Physical Design (ISPD-2015, Mar 29-to-April 1).
Nevertheless, analog design automation tools that rival digital design automation tools are arriving on the scene. One approach is to use a design flow where traditional bottom-up techniques (standard cells) meet top-down automated optimization techniques according to professor Jurgen Scheible from the Robert Bosch Center Electronic Design Automation (EDA) division, at Reutlingen University (Germany). Bosch has spent considerable funding the automation of analog design tools, the technology for which it transferred to Cadence Design Systems Inc. (San Jose, Calif.), according to Scheible.
E-mail This Article | Printer-Friendly Page |
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- EDA Tools for Analog: Where Do I Go From Here?
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
- Mentor Finally Becomes Siemens EDA From January 2021
- Mentor extends industry-leading EDA software support for Samsung Foundry's 5/4nm process technologies
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards