sureCore Limited Opens Leuven Design Centre
Sheffield, England - April 14, 2015 - sureCore Ltd., the low power SRAM IP company, today announced the opening of its new Design Centre in Leuven, Belgium.
sureCore chose the Leuven location to tap into the design ecosystem around imec and to maximize imec's recently announced investment in the company.
The Design Centre will focus on developing production-ready, low power, low voltage capable SRAM designs that can be easily integrated into SoCs. It will be headed by Dr. Stefan Cosemans, who spent the last 10 years focusing on variability tolerant, low power SRAM design techniques.
"The Leuven Design Centre is a huge step forward, allowing sureCore to shorten cycle times to production ramped products," explained Paul Wells, sureCore's CEO. "The initial team staffing this facility has numerous patents to its credit, positioning it as a centre of low power SRAM excellence right from the start."
The new centre extends the design expertise of the sureCore technology team by adding key personnel whose principal focus is on low power SRAM design. The Leuven team will accelerate the optimisation of the sureCore world-class, low power technology and ensure its production readiness.
sureCore's low power SRAM IP technology is particularly attractive to wearable electronics and Internet of Things (IoT) applications where extending battery life is crucial. It is also valuable in the networking space where power and heat dissipation are critical considerations. A successful 28nm test chips run in March last year delivered more than 50% power savings versus industry-standard SRAMs.
About sureCore
sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for next generation silicon process technologies. Its world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes. www.sure-core.com
|
Related News
- SureCore announces low power cryogenic memory technology that could help dramatically cut data centre power usage
- sureCore Opens Low Power Memory Compiler Access
- Sankalp Semiconductor Opens Second Design Centre in Bangalore
- sureCore Opens Low-Power SRAM IP Customization Service
- Moortec Opens New European Design Centre in Poland
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |