sureCore Limited Opens Leuven Design Centre
Sheffield, England - April 14, 2015 - sureCore Ltd., the low power SRAM IP company, today announced the opening of its new Design Centre in Leuven, Belgium.
sureCore chose the Leuven location to tap into the design ecosystem around imec and to maximize imec's recently announced investment in the company.
The Design Centre will focus on developing production-ready, low power, low voltage capable SRAM designs that can be easily integrated into SoCs. It will be headed by Dr. Stefan Cosemans, who spent the last 10 years focusing on variability tolerant, low power SRAM design techniques.
"The Leuven Design Centre is a huge step forward, allowing sureCore to shorten cycle times to production ramped products," explained Paul Wells, sureCore's CEO. "The initial team staffing this facility has numerous patents to its credit, positioning it as a centre of low power SRAM excellence right from the start."
The new centre extends the design expertise of the sureCore technology team by adding key personnel whose principal focus is on low power SRAM design. The Leuven team will accelerate the optimisation of the sureCore world-class, low power technology and ensure its production readiness.
sureCore's low power SRAM IP technology is particularly attractive to wearable electronics and Internet of Things (IoT) applications where extending battery life is crucial. It is also valuable in the networking space where power and heat dissipation are critical considerations. A successful 28nm test chips run in March last year delivered more than 50% power savings versus industry-standard SRAMs.
About sureCore
sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for next generation silicon process technologies. Its world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes. www.sure-core.com
|
Related News
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
- SureCore announces low power cryogenic memory technology that could help dramatically cut data centre power usage
- sureCore Opens Low Power Memory Compiler Access
- Sankalp Semiconductor Opens Second Design Centre in Bangalore
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |