English
Atomic Rules Joins the 25 Gigabit Ethernet Consortium
AUBURN, NH – April 20, 2015 – Atomic Rules LLC announced today that it has joined the 25 Gigabit Ethernet Consortium as an adopter and member.
The 25G Ethernet specification boosts performance and reduces interconnect cost. Atomic Rules will also support the 50G definition included in 25G Ethernet, which offers even more bandwidth with fewer ports compared to 4 x 10 GbE.
“The looming ubiquity of 30 Gb FPGA transceivers convinced us that 25 GbE will disrupt existing 40 GbE roadmaps” said Shep Siegel, CTO of Atomic Rules. “Our membership in the 25G Ethernet Consortium will allow us to offer our clients cost-competitive IP solutions, where both high-throughput and low-latency are valued.”
Atomic Rules LLC is a New Hampshire based consultancy that provides rapid platform and application development capabilities on leading-edge FPGA devices.
For additional information on Atomic Rules visit www.atomicrules.com
|
||||||
Related News
- 25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |