Atomic Rules Joins the 25 Gigabit Ethernet Consortium
AUBURN, NH – April 20, 2015 – Atomic Rules LLC announced today that it has joined the 25 Gigabit Ethernet Consortium as an adopter and member.
The 25G Ethernet specification boosts performance and reduces interconnect cost. Atomic Rules will also support the 50G definition included in 25G Ethernet, which offers even more bandwidth with fewer ports compared to 4 x 10 GbE.
“The looming ubiquity of 30 Gb FPGA transceivers convinced us that 25 GbE will disrupt existing 40 GbE roadmaps” said Shep Siegel, CTO of Atomic Rules. “Our membership in the 25G Ethernet Consortium will allow us to offer our clients cost-competitive IP solutions, where both high-throughput and low-latency are valued.”
Atomic Rules LLC is a New Hampshire based consultancy that provides rapid platform and application development capabilities on leading-edge FPGA devices.
For additional information on Atomic Rules visit www.atomicrules.com
|
Related News
- 25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |