RFEL adds Ultra-Low Latency Distortion Correction to its growing range of HD video enhancement solutions
Newport, Isle of Wight, UK - April 30, 2015 - RFEL has enhanced its range of real-time, low latency, enhancement solutions for high frame rate, full colour HD video, by optimising its standard Distortion Correction solution to drastically reduce effective output latency to a few video lines, without compromising the IP core's existing high performance operating parameters. By significantly streamlining the input video stream management, the corrected output pixel data can be generated as soon as the original distorted feature pixels are presented to the algorithm - making the overall frame latency predominantly a function of the time it takes to get the relevant data from the sensor into the processing core. The Ultra-Low Latency Distortion Correction™ IP core will be launched at the AUVSI Unmanned System 2015 show on booth 3049 in Hall B4 on the 5-7 May 2015 (www.auvsishow.org).
Functionally, the new IP core corrects either barrel or pin-cushion radial lens distortion to produce undistorted images from wide angle lenses, which is particularly useful as a pre-conditioner for image stitching applications. It can also be used to pre-distort an image so that it appears undistorted when projected onto curved and cylindrical surfaces, which is ideal for human-in-the-loop simulation or virtualisation systems. Distortion Correction is easily implemented into existing or new systems for surveillance, reconnaissance, unmanned and piloted air systems, driver and pilot aids and underwater systems.
Radial distortion of up to 25% can be corrected as standard, although the solution can readily scale to higher correction capability on request. The function implements the OpenCV 2.4 radial and tangential 'undistort' function, making it easy to access. It supports all twelve 'undistort' parameters and includes a digital zoom feature to help the user specify the perfect output region of interest. The input format can be up to 16-bit mono, 16-bit YCbCr422, or 24-bit formats. AXI-4 streaming and memory interfaces are supported as standard, while the output is typically the same as the input, with conversion available as an option.
Dr Alex Kuhrt, RFEL's CEO, added, "Distortion Correction solves the problem of the distortion that occurs when using a wide angle lens to capture as much of a scene as possible. Distortion is tiring for humans monitoring the scene and can result in errors. Similarly a distorted scene is hard for computer recognition systems to monitor. By paring latency back to the theoretical minimum for a rastered solution, our Ultra-Low Latency Distortion Correction IP is the latest addition to our world-class range of real time, HD video enhancement solutions that set new standards in performance, with low power consumption and the lowest real-time delays."
The Ultra-Low Latency Distortion Correction is available now as IP that runs on Xilinx Zynq™ 7000, Artix™ 7 or Kintex™ 7 FPGAs, with Altera support available soon. A reference design kit is available to enable Distortion Correction to be rapidly integrated into designs and the core is available as a bit-true MATLAB model to verify anticipated performance giving a rapid path to market.
Original picture above with ULL Distortion Corrected image below
RFEL www.rfel.com
RFEL Ltd is a UK-based innovative electronic systems designer, providing real-time high specification signal, image and video processing products, FPGA solutions and design services to defense, security, communications and instrumentation markets.
RFEL's new US office, located with its partner Vingtech LLC, is at RFEL USA, 15 Morin Street, Biddeford, Maine, 04005 USA.
|
Related News
- RF Engines Ltd (RFEL) adds real time Image Processing of HD video to its range of IP cores and system design work
- Semtech Adds New Ultra-low Power, Ultra-low Latency PCI Express 3.0 PHY to Snowbush IP Platform for Expanding Storage and Server Markets
- Ultra-Low Latency H.264 Video Encoding Now Available from CAST
- Imagination Technologies Launches Ground-Breaking High-Definition Video Decoder Technology; HD-Video Core and Wide Range of Image Enhancement IP Redefine HD Capabilities
- Orthogone and Napatech collaborate to deliver state-of-the-art, ultra-low latency FPGA-based SmartNIC platform for high-frequency trading applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |