Lattice Deal: Harbinger of FPGA & ASSP Union
Junko Yoshida, EETimes
5/1/2015 07:42 PM EDT
MADISON, Wis. — Darin Billerbeck, president and CEO at Lattice Semiconductor, after its acquisition of Silicon Image in March, believes the marriage of FPGA company to an ASSP firm is a match made in heaven.
Billerbeck said in a recent phone interview with EE Times, “That’s why Intel wants Altera. It’s obvious.”
How obvious depends on where you sit in the electronics market.
As far as the potential Intel-Altera deal is concerned, the intrigue continues.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
- Lattice Extends Low Power FPGA Portfolio with Launch of MachXO5T-NX Advanced System Control FPGAs
- Lattice Extends Low Power Leadership with New Lattice Avant FPGA Platform
- CAES Collaborates with Lattice Semiconductor to Provide Radiation-Tolerant FPGAs for Distributed Satellite Computing Applications
- Lattice FPGAs Power Next Generation Lenovo Edge/AI Experiences
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset