Real Intent Delivers Major Innovation in Clock Domain Crossing Sign-off of SoC Designs
New Meridian Physical CDC Brings Giga-scale Capacity and Enhanced Analysis to Gate-level Designs
SUNNYVALE, Calif. – May 21, 2015 – Real Intent, Inc., a leading provider of SoC and FPGA sign-off verification solutions, today announced Meridian Physical CDC – a new tool that offers the industry’s first and comprehensive way to debug clock domain crossing violations at the gate level of digital designs. Complementing Real Intent’s Meridian CDC solution that provides comprehensive analysis for RTL sign-off, Meridian Physical CDC maintains Real Intent’s product leadership in delivering the industry’s fastest-performance, highest-capacity and most precise CDC solutions in the market.
Meridian Physical CDC targets the post-synthesis stage of SoC design at the gate level, where implementation tools can introduce changes that might cause unintended signal glitches and functional failures. It addresses various failures including glitching on control signals, clock networks and data signal paths, and incorrect optimization of clock synchronizer logic.
Ramesh Dewangan, vice president of product strategy at Real Intent, said, “CDC verification traditionally has been targeted at RTL sign-off before physical implementation begins. The CDC problems introduced during synthesis along with the addition of test logic and low-power optimizations are risk factors that have not been covered adequately until now. Our new physical CDC software solution extends CDC sign-off to the implementation stage. With the largest flat capacity of any tool in the industry, Meridian Physical CDC provides verification without sacrificing precision. It ensures a glitch-free implementation for all signal crossings, using the widest set of checks and the latest static analysis engines, including our new high-performance formal engines. Now implementation engineers can be confident the designs they are handing off to tape-out are free of CDC bugs.”
Meridian Physical CDC also includes iDebug, Real Intent’s new state-of-the-art design intent debugger and data manager. It employs a full database that captures all phases of CDC verification for the intelligent scope-based analysis of design intent. In addition, iDebug distinguishes the root cause for issues, and minimizes iterations and debug time through an easy-to-use programmable graphical interface. With its powerful command-line interface, iDebug supports a fully customizable sign-off methodology that can be tailored for any design flow.
For additional comments about the requirements for CDC verification at the gate level, please click here to watch a video interview with Oren Katzir, vice president of application engineering at Real Intent.
Real Intent will give presentations on Meridian Physical CDC in Booth #1422 during the Design Automation Conference in San Francisco, June 8 to 10. Appointment times can be arranged here.
Availability
Meridian Physical CDC is available immediately. Pricing depends on product configuration. For more information, please email info@realintent.com.
About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.
|
Related News
- Real Intent Delivers Next Release of Meridian Constraints for Advanced Sign-off of SoC Designs
- Real Intent Announces Meridian RDC, a New Product for Reset Domain Crossing Sign-off
- Aldec launches ALINT-PRO-CDC delivering comprehensive CDC Verification Strategies for SoC and FPGA Designs
- Real Intent Introduces Meridian FPGA, Popular Clock Domain Crossing Verification Software for Altera Customers
- Aldec sets a new paradigm with a single platform for Design Rule Checking and Clock Domain Crossing Verification for FPGA and ASIC designs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |