TriCN introduces DDR FCRAM solution
Developer of high performance interface IP continues expansion of memory application portfolio
SAN FRANCISCO, CA –August 19, 2002 –TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the availability of its DDR FCRAM (Double Data Rate Fast Cycle RAM) interface solution. Based on the SSTL-2 I/O, this high-speed interface augments TriCN's portfolio of interfaces targeted towards memory applications, which also includes DDR SRAM, QDR SRAM, and DDR SDRAM. TriCN's DDR FCRAM product is available in TSMC's 0.18 um and 0.15 um processes and several variations of its 0.13 um processes, including the 1.0V core supply (low voltage) process.
"Our DDR FCRAM solution further extends our portfolio of memory focused I/O products, but more importantly, advances TriCN's objective of offering a complete solution for outsourced interface IP," explains Ron Nikel, CEO and Chief Technology Officer with TriCN. "Our charter is to provide a single source for companies seeking interface solutions, from the base I/O cells, to memory and networking interfaces, mixed signal products, and high speed SerDes."
Interface-Specific I/O
TriCN's DDR FCRAM interface solution leverages the company's unique interface-specific approach to I/O, which gives its customers a significant implementation edge. Whereas many suppliers provide I/O products in a generic form, such as SSTL-2, TriCN delivers I/Os already optimized for a specific interface, in this case DDR FCRAM. This saves customers valuable development time and money, and ensures that the interface will meet all performance requirements. Just as importantly, it allows customers to focus their efforts on other areas where they can add more value, such as the core.
Interface-specific I/O is TriCN's unique approach to distinguishing its suite of high performance interfaces from what's available from generic I/O IP providers. "The work we've done to produce interface-specific solutions frees up our customers from having to take on additional engineering tasks which not only impacts resources, but time-to-market," says TriCN's Nikel.
The DDR FCRAM interface solution is based on a standard advanced by the Joint Electronic Device Engineering Council (JEDEC), and consists of SSTL-2 I/O pads including dedicated I/O drivers for Data, Clock and Address. Maximum operational frequency varies 600-666 Mb/s per I/O depending on geometry and process. An internal VREF generator is provided for wafer and module test applications.
Signal Integrity and Timing
Application of TriCN's rigorous system level signal integrity and timing (SIT) analysis ensures optimal and reliable performance of the interface. Each interface is qualified for timing completeness and signal integrity quality for a full range of PCB impedance, PCB route lengths, terminator tolerance, and topology for given operational frequencies and memory sizes, assuring optimal and reliable performance. As an option, delivery may include system layout application notes, as well as comprehensive information for board layout of the pads and PCB and interconnect subsystem. An HSPICE analysis environment can also be made available, allowing customers to perform further analyses as modifications are made to the system.
Availability
TriCN's DDR FCRAM interface solution is available now.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is the creator of a new class of intellectual property (IP) known as Interface-Specific I/O. This IP is designed for IC developers addressing strategic, bandwidth-intensive communications, networking, storage and memory applications whose data throughput performance is currently stymied by I/O bottlenecks. TriCN's IP overcomes these I/O bottlenecks by delivering validated, industry-leading I/O performance and bandwidth density while dramatically streamlining design complexity and time-to-market. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
For more information, please visit TriCN's web site at www.tricn.com .
|
Related News
- TriCN introduces DDR FCRAM II Interface Technology
- TriCN introduces breakthrough DDR-II SDRAM interface
- Brite Semiconductor Introduces Two Innovative Technologies For DDR PHY
- True Circuits Introduces New Synthesizable Precision PLL and Synthesizable Micro PLLs and DLLs and Demonstrates Silicon Proven DDR PHY
- True Circuits Introduces a Revolutionary New DDR 4/3 PHY
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |