NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Socionext Adopts Defacto Solution for RTL and Gate-level Design Analysis and Building
Grenoble, France, June 1st, 2015 --- Defacto Technologies S.A. today announced that Socionext Inc., a leading provider of System-on-Chip solutions, has adopted Defacto Technologies’ STAR RTL Design solution to provide unique RTL editing earlier in the design flow and very highly rapid gate-level design rearchitecturing, without requiring additional engineering resources.
“We often need RTL and gate-level design change in order to integrate them on SoCs. However those changes could be not convenient for logic designer while doing functional design and verification.” said Akihiro Yoshitake, General Manager, SoC Design Division at Socionext. “We found Defacto’s STAR has rich and unique feature of APIs to analyze and build design quickly without being intrusive logic designers work. We will take advantage of the STAR RTL Design solution into our complex SoC design flow.”
“We are excited about our collaboration with Socionext. Their designs showcase the capabilities of -STAR RTL Design solution, especially when it comes to complex designs where our distinctive capabilities will help Socionext engineers redesign very complex designs either at RTL or gate-level with a high speedup”, said Chouki Aktouf, Founder & CEO of Defacto Technologies. Mr. Aktouf added, “New design and verifications possibilities are now open to Socionext designers. This will positively impact design quality and will help containing design cycles”
About Defacto Technologies
Defacto Technologies is a leading provider of Design solutions at both RTL and gate-level. Defacto solutions enable designers to achieve “Design closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. Defacto EDA tools STAR RTL Design is a suite of silicon proven and are daily helping major semiconductor companies to increase predictability by strengthening Design quality at RTL. Defacto is headquartered at 155/157 Cours Berriat,38028 Grenoble Cedex 1, France. For more information, visit us at www.defactotech.com.
About Socionext
Socionext is a new, innovative enterprise that designs, develops and delivers System-on-Chip products to customers worldwide. The company is focused on imaging, networking and other dynamic technologies that drive today’s leading-edge applications. Socionext combines world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers. Founded in 2015, Socionext is headquartered in Yokohama, and has offices in Japan, Asia, United States and Europe to lead its product development and sales activities. For more information, visit www.socionext.com
|
Related News
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- DeFacTo Technologies Announces PLX Technology Adopts HiDFT-SIGNOFF Solution for RTL Testability
- DeFacTo Unveils New Design for Test Product that Eliminates Need for Gate-level Scan; Creates Industry's First High-level DFT Sign-off Methodology
- Samsung Foundry Adopts New Tempus SPICE-Accurate Aging Analysis for High-Reliability Applications
- Socionext Adopts TSMC's 5-nanometer Technology for Custom SoCs Targeting Next-Generation Automotive Applications
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |