OneSpin Solutions Adds Formal Fault Qualification Analysis to Safety Critical Apps Portfolio; Will Demonstrate OneSpin 360 Qualify at DAC
Expands Safety Critical Formal Verification Solution for Automotive, Other Industry Segments Working With High-Reliability Design Constraints
SAN JOSE, CALIF. –– June 3, 2015 –– OneSpin Solutions™, provider of innovative formal solutions targeting a broad range of challenging verification problems, announced it will demonstrate its new OneSpin 360 Qualify™ product, formal fault qualification analysis for safety critical systems, during the 52nd Design Automation Conference (DAC) in Booth #3126.
OneSpin 360 Qualify accelerates and increases the precision of safety critical fault verification, an important part of the qualification process for ISO 26262 and other safety standards. The latest in a growing portfolio of formal verification apps, it formally identifies hard to track “non-propagatable” faults in a safety critical design verification operation, streamlining the fault simulation process and increasing overall “detected fault” verification accuracy.
“Safety critical designs represent a natural opportunity for exhaustive formal verification and, through our work with industry leaders, we now have a rich portfolio of effective apps in this area,” says Dr. Raik Brinkmann, OneSpin Solutions’ president and chief executive officer (CEO). “Fault qualification is one of the most time-consuming and important operations in the verification of these designs, and we have produced a unique app that fully complements our safety critical solution.”
Specialized mechanisms are integrated into safety critical electronics components to ensure a reliable, deterministic reaction to a random hardware failure. ISO 26262 and other standards demand a quantitative analysis of these failures and their outcomes based on a test of the gate-level models, where faults are injected to qualify onboard safety functions.
Formal Safety Fault Pruning with OneSpin 360 Qualify
OneSpin 360 Qualify analyzes the overall potential fault population prior to fault simulation, enabling the overall fault detection ratio metric to be improved with minimal effort. This pre-simulation formal analysis detects non-propagatable faults –– that is, runtime faults that cannot trigger onboard safety logic in a safety critical electronic component. It aids in the debug of stimulus to improve fault propagation, and concentrates the fault simulation process on propagating faults. This enables the overall fault detection ratio metric to be improved with minimal effort.
While OneSpin 360 Qualify primarily operates on a gate level netlist, it can also be applied to register transfer level (RTL) code, and supports the SystemVerilog, VHDL and SystemC languages. It analyzes faults with no design change, a key requirement of many safety standards. It can operate on an entire fault population, or a user-defined fault list to provide a statistical analysis based on fault sampling. A specified area of interest or restricted fault list also may be applied to save unnecessary processing time. An initial design state generated at a specific timestamp during a simulation may be loaded for context specific testing. The app includes full graphical debugging to improve fault propagation.
OneSpin 360 Qualify is shipping now. Pricing is available on request. For more information, visit: http://bit.ly/1KKACar
OneSpin Solutions at Design Automation Conference
OneSpin Solutions will demonstrate OneSpin 360 Qualify and its entire formal verification product family at DAC in Booth #3126 June 8-10 at the Moscone Center in San Francisco. Information about DAC can be found at: www.dac.com.
Other safety critical verification technology will be demonstrated during DAC in OneSpin’s suites. To request a demonstration, go to: http://bit.ly/1eNEQAO
About OneSpin Solutions
Electronic design automation (EDA) supplier OneSpin Solutions award-winning formal verification technology is based on more than 300 engineering years of development and application service experience. OneSpin’s comprehensive product line simplifies designer verification, increases intensive block verification coverage, eliminates design refinement problems, and provides automated solutions for many complex verification problems. Leading telecommunications, automotive, consumer electronics and embedded systems companies rely on OneSpin to achieve the highest possible verification quality while reducing their time-to-market pressures. Its United States headquarters is located in San Jose, Calif. Corporate headquarters is in Munich, Germany. Email: info@onespin-solutions.com Website: www.onespin-solutions.com
|
Related News
- OneSpin Announces Immediate Availability of OneSpin 360 EC-FPGA Tool Qualification Kit Certified for ISO 26262, IEC 61508, EN 50128
- OneSpin Solutions Unveils its Comprehensive Safety Critical Solution for Automotive, Other Mission-Critical Applications
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- OneSpin Solutions Announces 360 MV-Based Formal Verification Environment Adopted by Renesas Electronics Microcontroller Platforms
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |