Think Silicon Launches Industry's Smallest Ultra-Low Power 3D GPU
NEMA|t100 – Tiny GPU IP core for the wearable /non-wearable IoT market
Patras, Greece / San Jose, California - June 4th, 2015: Think Silicon announced today the immediate availability of NEMA|t100 the world smallest Internet-of-Things (IoT) Graphics Processor Unit (GPU) with real 3D functionality. The architecture of this latest development has been specifically designed from bottom-up for a new generation of wearable and non-wearable IoT products. NEMA|t100can extend the battery life of a wearable device from one day to five days of typical use.
The incredibly small silicon footprint of just 0.1mm2 (400MHz in 28nm), with leakage power consumption of just 0.07mW and memory power consumption of just 0.03mW (with no need for extra power for an external DDR) the NEMA|t100 features OpenGL® ES API and Think Silicon’s proprietary memory compression technology.
“Now we can truly speak of a tiny GPU where vibrant visual experiences paired with stunning performance can be delivered without the limitations of reduced battery life or poor power consumption,” said Ulli Mueller, Vice President Sales & Marketing of Think Silicon. “We see many compelling opportunities for NEMA|t100 in the power sensitive IoT device market. This is where NEMA|t100 demonstrates its power, performance and cost leadership.”
NEMA|t100 is the first core product in the NEMA-SERIES, designed to support current and future customized MCU/MPU platforms. Its industry-leading technology supports products across all segments of wearable and non-wearable, consumer and embedded devices.
The scalable and modular architecture is available in one, two or four-core configurations. The GPU can be customized for small footprint devices and configured for flexible display requirements using core frequencies as low as 25MHz, yet without compromise of performance. Think Silicon’s proprietary 4bpp (bits-per-pixel) real-time frame-buffer compression/decompression and the 6bpp texture compression and real-time de-compression techniques eliminate the need for external DDR memory. Customers can create compelling 2D/3D Graphical User Interfaces (GUIs) and software applications with ultra-long battery life at a significantly lower cost for power, memory and area constrained applications.
The NEMA|t100 is available in Verilog HDL code. It supports AMBA interfaces (AHB, AXI 32 or 64 bits), and embeds DMA controllers with command list for minimal CPU overhead, input/output memory management unit and an ultra-low-power network-on-chip.
NEMA|t100supports all major IoT operating systems and middleware including FreeRTOS, Linux, Android. It comes together with Software Libraries for graphics APIs such as OpenGL® ES, DirectFB, ìGFX and a bare metal C library for OS-less Systems.
Availability:
The NEMA|t100 is available for licensing now. Contact sales@think-silicon.com for more information.
About Think Silicon:
Think Silicon Ltd. (TSi) is a privately held Limited Company founded in 2007, located in Patras, Greece (HQ), Toronto, Canada (Business Development & Marketing office) and San Jose, CA, USA (Sales office). The Think Silicon team specializes in developing high performance graphics IP technology for ultra-low power and area limited IoT applications.
|
Think Silicon Ltd Hot IP
Related News
- Think Silicon Launches NEMA|PICO The World Smallest, Most Ultra-Low Power and Cost Efficient 2D GPU at CES 2016
- Think Silicon and Ambiq Enable Ultra-Low Power IoT Devices with Smartphone-Class, 3D-Like Graphics
- Think Silicon demonstrates early preview of Industry's first RISC-V ISA based 3D GPU at the RISC-V Summit
- eMemory Launches Ultra-Low Power MTP Silicon IP for IoT Applications
- Silicon Image Introduces the Industry's First Single-Chip, Ultra-Low Power, 60GHz WirelessHD Mobile Transmitter for Smartphones and Tablets
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |