TSMC Certifies Synopsys' IC Compiler II for its Latest 16-nm Production FinFET Plus Process
Certification Further Broadens Reach of Design Acceleration Benefits of IC Compiler II
MOUNTAIN VIEW, Calif., June 8, 2015 -- Synopsys, Inc. (Nasdaq: SNPS) today announced TSMC's certification of the IC Compiler™ II place and route solution on TSMC's 16-nm FinFET Plus (16FF+) process. Synopsys' IC Compiler II is the successor to IC Compiler, the industry's widely adopted place and route solution for advanced designs at both established and emerging nodes.
In addition to the completion of certification in N16 FinFET Plus, Synopsys and TSMC are actively working on IC Compiler II certification in 10 nanometer, underscoring the proven, long-standing partnership and close collaboration on leading-edge technology development between the two companies. Derived from its "rethink, rebuild and reuse" development strategy, IC Compiler II benefits from a range of industry-first technologies that deliver breakthrough capacity and quality of results (QoR).
"N16 FinFET Plus certification marks the first milestone of TSMC and Synopsys collaboration on IC Compiler II," said Bijan Kiani, vice president of product marketing for the Design Group at Synopsys, Inc. "TSMC's rigorous, formal certification opens the door for designers to benefit more broadly from the capacity, throughput and productivity that IC Compiler II offers. We are now actively working on IC Compiler II certification for TSMC 10-nanometer process."
IC Compiler II is a full-featured place and route system architected from the ground-up to realize a substantial leap forward in designer productivity. It is built on a new, multi-threaded infrastructure able to handle large designs while continuing to utilize industry standard input and output formats, as well as familiar interfaces and process technology files. Leveraging this new infrastructure, IC Compiler II offers ultra-high capacity design planning, new clock-building technology and patented global analytical optimization enabling enhanced QoR in area, timing and power. Balancing innovation with strategic reuse of technologies in IC Compiler, IC Compiler II deploys the foundry-proven Zroute router and the linear-gradient placer that together with other innovative IC Compiler II technologies deliver full-flow color enablement, support for connected poly-on-gate oxide and diffusion edge (CPODE) technology, smart layer optimization, low Vdd timing closure and integrated support for signal electro-migration.
"The certification of IC Compiler II on our latest, 16-nanometer production FinFET Plus process brings our industry-leading flows and methodologies to our mutual customers at this exciting production node," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "Our long, ongoing and deep collaboration with Synopsys served as the solid foundation to enable this certification collaboration."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- TSMC Certifies Synopsys' IC Compiler II on 10-nanometer FinFET Process
- Synopsys IC Compiler II Certified for TSMC's Advanced 7-nm FinFET Plus Node
- TSMC Certifies Synopsys IC Compiler II for 10-nm FinFET Production and 7-nm Early Design Starts
- Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
- TSMC Certifies Synopsys Design Tools for 16-nm FinFET Plus Production and for 10-nm Early Design Starts
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |