Silicon Nanowire Remains Favorite to Replace FinFET
Peter Clarke, Electronics360
June 16, 2015
Silicon-based nanowire transistors (NWTs)—otherwise known as gate-all-around transistors—are getting ready to replace FinFETs at the 7nm or 5nm integrated circuit (IC) manufacturing nodes, according to experts in the field.
Although the alternatives of vertical versus lateral orientation and silicon, germanium, carbon or III-V compound semiconductor materials in the transistor channel provide a broad set of possibilities, one source of uncertainty is determining what 7nm or 5nm means in the context of the upcoming IC manufacturing nodes.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- 2020 Global Silicon Revenue Remains Stable as Wafer Area Shipments Edge Up Despite COVID-19 Disruption
- AGIC Tape Out First Silicon at 14nm FinFET Technology
- Silicon Creations Relies on Silvaco's Custom Design Flow for New Advanced FinFET Designs
- Achronix Completes Production Silicon Validation of 16nm FinFET+ Speedcore eFPGA Technology
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era