ASICs for the IoT Cross the Horizon
Rich Quinnell, EETimes
6/19/2015 11:00 AM EDT
SEATTLE — The recent burst of activity in the EDA, foundry, and contract chip design industries indicates that they have joined the scramble to stake out territory in the Internet of Things (IoT) market. While the design and fabrication of ASICs has broad applicability, EDA companies are now creating platforms and developing tool packages specifically to reduce barriers to entry for IoT design teams. The result may be a new wave of custom connected devices.
There are two major perceived issues with ASICs that have lead IoT design teams to work primarily with off-the-shelf resources instead, according to Huzefa Cutlerywala, a sr. director of Technical Solutions at custom chip designer Open-Silicon. "They think of ASIC design as being something long term," Cutlerywala said in an interview with EE Times. "Because time to market is one of their main concerns, IoT designers have been avoiding ASICs." The second major issue holding back ASIC use in the IOT, Cutlerywala pointed out, is risk. "It's much safer when you're starting with out-of-the-box functionality."
E-mail This Article | Printer-Friendly Page |
Related News
- Codasip and BaySand Partnership Makes RISC-V Based ASICs an Ideal Choice for IoT Designs
- Cortus and Aspen Logic Offer Educational Webinar on Creating ASICs to Enable IoT & M2M Products to Stand Out
- Crypto Quantique upgrades QuarkLink IoT device security platform for post-quantum cryptography (PQC)
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models