SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
Grenoble, France – June 22, 2015 -- Decreasing the power consumption of SoCs is an ever-increasing challenge that requires power optimization of each individual subsystem. Dolphin Integration proposes the SESAME BIV standard cell library to answer the need for ultra-low power always-on blocks.
SESAME BIV is a patented standard cell library available from 180 nm down to 55 nm. It takes advantage of thick gate oxide transistors to achieve ultra-low leakage performances with an extended operating voltage range (up to 3.6V) enabling a direct connection to the battery thus eliminating the need for regulators.
Such a standard cell library provides the best trade-off between power and area at different mature nodes:
- Up to 70 % total power saving* (see comparison chart below)
- Area saving: up to 7x denser*
- Low BoM: no need for a dedicated voltage regulator
- Reliability: Patented flip-flop to reliably sustain wide operating voltage range, silicon proven library
* Compared to a 5k gates AO logic using an SVT library and a dedicated regulator
SESAME BIV is part of Dolphin Integration’s Low Power Panoply (LoPAN) that combines silicon IPs and design methodologies to achieve the lowest power consumption in a minimal area for each logic subsystem of a SoC.
For further information on SESAME BIV standard cell library, click here or contact libraries@dolphin.fr.
About Dolphin Integration
Dolphin Integration contributes to "enabling mixed signal Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with Silicon IP components best at low-power consumption.
This wide offering is based on innovative libraries of standard cells, register files, memory generators and power regulators. Complete networks for power supply can be flexibly assembled together with their loads: from high-resolution converters for audio and measurement applications to power-optimized micro-controllers of 8 or 16 and 32 bits.
Over 30 years of diverse experiences in the integration of silicon IP components and providing services for ASIC/SoC design and fabrication, with its own EDA solutions solving unaddressed challenges, make Dolphin Integration a genuine one-stop shop covering all customers’ needs for specific requests.
The company striving to incessantly innovate for its customers’ success has led to two strong differentiators:
- state-of-the-art “configured subsystems” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Integration and Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
|
Dolphin Design Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |