Socionext starts mass production of TV Chip with TITC frame buffer compression IPs
Hsin Chu, Taiwan – June 26th, 2015 – Taiwan ImagingTek (TITC) today announced that Socionext Inc., (Socionext) a global leader and technology innovator in TV and display ICs starts shipping TV chips with TITC image compression IPs for the frame buffer memory reduction.
Taking advantage of sharp price drop of the LCD panels, smart phone and TV system developers are migrating to higher resolution for higher image-video quality. Higher resolution adds higher cost of frame buffer memory, limits I/O bandwidth availability, increases level of EMI problem due to higher data rate and enlarged PCB size and complex signal routing.
“Our world TV system partners are demanding solution of reducing memory cost, smaller PCB size, lower power consumption and easing EMI issues in advanced TV and LCD Display panels ”, says Mr.Takehiro Kamada, the Director of Socionext Visual System Business Project Management Department. “TITC’s unique compression technology (IP) provides us with the right solution and flexibility of reducing memory cost, bandwidth requirement and easing EMI issues. With the IPs and efficient support from TITC teams, we already designed new lines of TV chip with display panel for our world brand TV-Display partners with less expensive memory chip, lower power consumption and less EMI issues”.
“We are glad to see the successful mass production of Socionext TV chips shipping to world top TV suppliers. TITC provides not only top quality compression IP, lower memory cost, but also system know-how in reducing data rate of the image signal traveling among devices.” Says Mr. Star Sung, the CEO of TITC. “TITC’s compression IPs have entered mass production in imaging/video systems through German Micronas(US Trident), the world top TV decoder supplier, Kawasaki Micron (Megachips) in TCON for TV, Renesas in TV processor & FRC, Korean Magnachip of AMOLED Driver, Novatek Himax, FocalTech in smart phone LCD Driver, Sunplus in DVD/STB chip and Italian Olivetti in MFP machines. We’ll keep investing in compression IPs, providing the best solutions and customer design for our world top partners.”
Some global system and IC suppliers in TV, mobile phone, image sensor, DSC/DV, DVD/STB, 3D/Gaming are adopting TITC IPs and solutions for cutting the power consumption, reducing the memory cost and easing the EMI issues. This exciting news of mass production from Socionext TV further demonstrates the prevailing advantage of TITC compression technology in the consumer markets.
About Taiwan ImagingTek (TITC)
Taiwan ImagingTek Corporation (TITC) is dedicated to the development and research of innovative image/video/audio processing and compression technology. TITC was established in November 2002 with its main office located in ITRI Open Labs (A Taiwan government sponsored research institute). TITC is originally financially backed by a German federal government fund (tbg) has a business operation in Munich, Germany and a branch of TITC-USA located in Cupertino/CA, U.S.A. TITC's core compression technology has entered production in image and video related electronic products which provides substantial cost savings to system manufacturers. More information on TITC is available at http://www.TITC-USA.com/
|
Related News
- Magnachip starts mass production of AMOLED Smart Phone Driver with TITC Compression IP
- Big Fish Semiconductor's U2 5.2 Audio SoC enters mass production with Dolphin Design's Audio IPs
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- New Lossless & Lossy Hybrid frame buffer compression IP, CFrame50 released by Chips&Media
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |