Ericsson: Implementation of cost and efficiency program in Sweden
June 26, 2015 -- The global cost and efficiency program, announced at Ericsson's (NASDAQ:ERIC) Capital Markets Day on November 13, 2014, is progressing according to plan. The ambition is to achieve savings of approximately SEK 9 b., with full effect during 2017.
As part of the global program, on March 11, 2015, Ericsson announced that 2,200 positions in Sweden, mainly in R&D and Supply, were subject to notice. As the next step of this activity, individuals on different locations in Sweden have been given notice during June. In total, there will be a reduction of approximately 2,100 positions, with some 1,700 employees leaving the company.
For Q2 2015 restructuring costs of approximately SEK 2.5 b. are expected. These estimated costs include normal ongoing restructuring as well as charges related to the cost and efficiency program, this quarter primarily driven by changes in Sweden. Savings related to this specific activity will start to impact results towards the end of 2015.
Progress updates on the program will be included in Ericsson's earnings reports.
|
Related News
- Industry R&D Spending To Rise 9% After Hitting Record in 2021
- "Onshoring" chip production is a red herring: the UK should double down on its competitive advantage in R&D and IP to create a secure semiconductor supply chain
- Mentor joins Nano 2022 R&D program to foster innovation in semiconductor design and verification
- Why Must IBM Keep the Cost of Advanced Chip R&D?
- What is the cost of fabs and R&D at 22-nm?
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |