NEC Offers Gate Array SoC
NEC Offers Gate Array SoC
By Embedded.com
October 8, 2001 (7:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011008S0063
Santa Clara, CA - NEC released the System-on-a-Chip Lite (SoCLite) gate array family. SoCLite comprises an embedded ARM7 microcontroller core, 190,000 usable logic gates, peripherals, and memory. The family is targeted at customers using 30,000 to 200,000 units per year in a wide variety of applications. NEC Electronics is also offering a development board that contains the SoCLite ASIC with an ARM7 microcontroller and an interface to a field-programmable gate array (FPGA). This enables designers to prototype in silicon rather than via simulation. The FPGA can be reprogrammed until the user fully debugs the system. Connectors enable all SoCLite signals to be attached to other hardware in order to prototype the application. The SoCLite development board works with standard ARM development tools. After board-level verification, SoCLite designs can be implemented in a single gate-array device with NEC's 0.35-micron drawn ASIC technolo gy. The SoCLite custom controller device is available in production volumes in a 256-pin plastic ball grid array (PBGA). It costs $17.50 per device. The SoCLite development board costs $5,050.
Related News
- NEC Electronics Announces SoCLite, an Embedded ARM7 Gate Array SoC
- NEC embeds ARM7 core in gate array SoC
- MorningCore Technology Licenses Flex Logix's Embedded Field-Programmable Gate Array on TSMC's 12FFC Process
- Boeing Defense, Space & Security Licenses Flex Logix's Embedded Field-Programmable Gate Array on GlobalFoundries 14nm Process
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |