7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
StreamDSP Announces latest v5.1 update to its VITA 17.1 sFPDP IP Core
The release of version 5.1 of the VITA 17.1 sFPDP IP core has been announced by StreamDSP, enabling support for Arria-II GZ, Arria-V GZ, Zynq-7000, and Virtex UltraScale to the already long list of support FPGA families.
Columbus, OH -- July 15, 2015 -- The StreamDSP sFPDP IP core is a fully-compliant implementation of the Serial Front Panel Data Port (sFPDP) communications standard, as defined by the VITA 17.1-2003 specification. With its latest release, StreamDSP has added additional support for Arria-II GZ, Arria-V GZ, Zynq-7000, and Virtex UltraScale devices. StreamDSP supports the following FPGA devices in the latest v5.1 release of the StreamDSP sFPDP IP Core:
- Altera Stratix-V GX, Stratix-IV GX and Stratix-II GX
- Altera Arria-10, Arria-V GX, Arria-V GZ, Arria-II GX, Arria-II GZ, and Arria GX
- Altera Cyclone-V SOC and Cyclone-IV GX
- Xilinx Kintex UltraScale and Kintex-7
- Xilinx Virtex UltraScale, Virtex-7, Virtex-6 LXT, Virtex-5 LXT/FXT, Virtex-4 FX and Virtex-II Pro
- Xilinx Spartan-6 LXT
- Microsemi Igloo-2
StreamDSP provides "ready-to-run" simulations, evaluations, and reference designs targeted to popular development boards for each of the supported FPGA families. This allows StreamDSP's customers to quickly and easily verify proper operation both in simulation and with their chosen device family and greatly shorten integration time. The wide range of FPGA device support also allows StreamDSP to do extensive compatibility testing between different FPGA families using their own array of development boards, sFPDP based equipment, and a sFPDP protocol analyzer from Absolute Analysis. The sFPDP IP core from StreamDSP makes it simple for customers to connect Altera and Xilinx devices together with very high bandwidth connections.
"By constantly adding new device support and improving our feature set, we've become the leading supplier of Serial FPDP IP," said Greg Schueller, StreamDSP's Director of Business Development. "With the addition of Zynq-7000 and Virtex UltraScale support, we've ensured that our customers can continue evolving their sFPDP based products to the latest generation of devices from Altera and Xilinx. Our customer base continues to grow and Serial FPDP continues to be the high-speed serial protocol of choice for remote sensors and simple plug-and-play connectivity between Altera and Xilinx devices," added Greg.
To support the growing number of requests for even higher bandwidth, StreamDSP also provides a multi-lane wrapper that can be used to channel-bond several sFPDP lanes together. This gives StreamDSP's customers access to very high-bandwidth multi-lane data paths. In addition, StreamDSP is currently involved in the definition of VITA 17.3, which will be the successor to VITA 17.1, providing advanced encoding and native channel bonding.
More information about the Serial FPDP VITA 17.1 Standard can be found at http://www.vita.com.
For more specific information about StreamDSP's IP products, please visit: http://www.streamdsp.com, or call (855) 377-3742.
About StreamDSP LLC
StreamDSP is an intellectual property (IP) company specializing in video, serial communications, and data storage solutions for Field Programmable Gate Array (FPGA) devices. Headquartered in Columbus, OH, StreamDSP has over 50 years of combined experience serving the military and commercial markets, and is focused on developing IP and providing custom design services for FPGAs.
|
Related News
- StreamDSP Announces Availability of VITA 17.3 sFPDP Gen 3 IP Core
- JEDEC Announces Publication of e.MMC Standard Update v5.1
- StreamDSP Announces Another Update to its Popular sFPDP IP Core, Adding Support for 28nm Devices from Xilinx and Altera including Kintex-7, Virtex-7, and Stratix-V FPGAs
- StreamDSP Announces Major Update to 17.3 IP Core
- Microsemi Announces SoftConsole v5.1, the World's First Freely Available Windows-Hosted Eclipse Integrated Development Environment Supporting RISC-V Open Instruction Set Architecture
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |