Dolphin Integration and TSMC collaborate on Low-Power IoT Subsystem Design
Grenoble, France – August 10, 2015 -- Dolphin Integration today announced a collaborative effort with TSMC to ease the design and optimization of Internet of Things (IoT) subsystems for System-on-Chip (SoC) integrators.
Ultra-low power requirements combined with shortened time-to-market windows highlight the needs to reduce design methodology complexity and to simplify Silicon IP component integration. Leveraging TSMC’s ultra-low power technology, Dolphin Integration is introducing a number of innovations that will provide low-power SoC designers with enhanced support:
- A complete Low-power Panoply (LoPan)
- A low-leakage library for always-on logic and a low dynamic-power library for most of the area.
- A straightforward Island Construction Kit (ICK) to implement power islands ready for temporary extinction or retention with no need for iterative tuning.
- The ICK empowers not only Dolphin's low-power library but also the foundry's library for high speed islands.
- Dynamic management of power regulators
- “Retention Alternating Regulators” for safe voltage-supply switching for mode change with a well controlled lag-time.
- An always-on WhisperTrigger™ to wake-up the SoC upon detecting digital microphone activity.
- Guidelines for consistent clock and voltage domains
- Key design and SoC integration guidelines along with complementary design flows for guiding clock-gating, consistent with power modes of islands.
- Configurable synchronous control networks
- A configurable island control network, Maestro, acting as a practical substitute for any complex asynchronous scheme, and for easily building and controlling power domains and their regulators.
To demonstrate the improvements enabled in the control of power islands and the dynamic interplay of individual components typically embedded in an IoT SoC, Dolphin Integration will provide results of TAISHAN, a TSMC 55 nm ULP Demo Chip.
“Leading-edge More-Than-Moore process variants, like TSMC's ultra low-power process at 55nm, and the design challenges of IoT and wearable devices, deserve equally state-of-the-art design methodologies”, said Dolphin Integration CTO, Gilles Depeyrot. “It involves libraries of Silicon IPs for embedded voltage regulation and for the SoC mode control network. The reference sub-system also demonstrates the integration and verification of power domains to reach extreme performances. We have extended the practice of testchips to ‘reference sub-system designs’ demonstrating and popularizing such advanced capabilities.”
“In order to simplify our customers’ designs and shorten their time-to-market, TSMC and its ecosystem partners are transitioning from chip-design enablers to subsystem enablers”, said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “We will offer technology, subsystem reference designs and packaging options to deliver straightforward solutions for the rapidly expanding IoT and consumer device markets.”
To get more information on this offering, contact us or be contacted.
About Dolphin Integration
Dolphin Integration contributes to "enabling mixed signal Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with Silicon IP components best at low-power consumption.
This wide offering is based on innovative libraries of standard cells, register files, memory generators and power regulators. Complete networks for power supply can be flexibly assembled together with their loads: from high-resolution converters for audio and measurement applications to power-optimized micro-controllers of 8 or 16 and 32 bits.
Over 30 years of diverse experiences in the integration of silicon IP components and providing services for ASIC/SoC design and fabrication, with its own EDA solutions solving unaddressed challenges, make Dolphin Integration a genuine one-stop shop covering all customers’ needs for specific requests.
The company striving to incessantly innovate for its customers’ success has led to two strong differentiators:
- state-of-the-art “configured subsystems” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Integration and Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration launches a new Capless Regulator dedicated to low-power operation required by IoT applications
- Dolphin Integration reveals advanced low-power solutions at the TSMC 2015 OIP Forum
- Smart Grid sensitized by Dolphin Integration with high resolution and low-power metering subsystem
- Synopsys and Nestwave Collaborate to Develop a Low-Power Geolocation IP Solution for IoT Modems
- Imagination and Andes collaborate to enable ultra-low power connected microprocessors for IoT
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |