Process Detector (For DVFS and monitoring process variation)
Accellera Systems Initiative Announces SCE-MI 2.3
Updates give verification engineers more flexibility in their flows
Elk Grove, Calif., August 20, 2015 - Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced today updates to the Standard Co-Emulation Modeling Interface (SCE-MI).
The newest version of the standard, SCE-MI 2.3, expands the set of SCE-MI compliant DPI function argument data types, giving users less restrictions and more opportunity for design portability; extends the debug interface to provide C-side access to HDL-side registers, making the design on the emulator more accessible and debug easier; and adds a new mechanism that enables a SystemVerilog HVL-side testbench to call DPI functions to HDL-side SystemVerilog and vice versa, removing limitations in emulation usage.
“The goal of the SCE-MI standard is to reduce the effort necessary to get a system into an emulation or prototyping environment for verification,” stated Brian Bailey, Interface Working Group chair. “With the new updates, we are removing restrictions, improving emulation debug capabilities and providing an enhancement to overcome unintended language limitations, giving users more flexibility in their verification flows.”
The Interfaces Working Group is seeking input on SCE-MI 2.3 from the community for consideration in the next revision of the standard. To provide feedback on SCE-MI 2.3, please send email to sce-mi-feedback@lists.accellera.org. To download SCE-MI 2.3 for free, visit the Accellera Downloads page.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership.
|
Related News
- Global Semiconductor Sales Increase 2.3% Month-to-Month in July
- Xylon Announces Availability of Its 2.3 MP HDR Automotive Video Camera
- SmartDV Delivers New Design IP for Video, Imaging, Entertainment System Protocols
- Accellera Announces Standardization Initiative to Address Design Automation and Tool Interoperability for Functional Safety
- Inside Secure Debuts Industry's First Software-Only Solution for High-Bandwidth Digital Content Protection (HDCP) 2.3
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |