LSI Logic expands ZSP portfolio with cost-effective, configurable DSP standard product
New ZSP standard product delivers extremely low power and flexible on-chip memory designed to improve overall system efficiency
MILPITAS, Calif., August 28, 2002 –LSI Logic Corporation today announced the addition of a new low-power, configurable digital signal processor (DSP) to expand its ZSP™ DSP standard product portfolio. Based on LSI Logic's ZSP™400 core, the LSI403LP is designed for cost-sensitive applications requiring low power consumption, high throughput and flexibility such as consumer electronics and customer premise equipment (CPE). These applications, which include such equipment as digital audio players, cable and DSL modems and set-top boxes, require advanced signal processing technology to support high quality audio and voice services. A key competitive advantage of ZSP standard products is the ability for customers to later migrate to system-on-chip integration for further cost reduction, while leveraging their software investment. ZSP technology is the only DSP solution in the market available in all three forms: standard product, ASIC core and licensable IP.
"DSPs are permeating the consumer electronics market at lightning speed," said Will Strauss, president of market research firm Forward Concepts. "The introduction of the LSI403LP by LSI Logic clearly serves the needs of this market with a cost-effective DSP with performance and flexibility to address its ever increasing need for signal processing capabilities."
The cost-effective 16-bit fixed-point LSI403LP is LSI Logic's first DSP to be implemented in a 0.13 micron copper technology process, resulting in a smaller die size and power consumption reduction. The LSI403LP with flexible, on-chip memory consists of 16K words of instruction memory, 16K words of data memory plus 16K words of configurable on-chip instruction/data memory. Configurable memory allows developers to optimize on-chip instruction and data memory allocation for their specific applications. The total of 48K words of on-chip memory can support complete audio and voice applications, eliminating the need for external memory that would increase system cost and power.
"This latest addition to our ZSP standard product portfolio offers an attractive combination of price, performance and configurability that hits a sweet spot for DSP applications," said Tuan Dao, vice president of LSI Logic's DSP Division. "Combined with available production ZSP software for industry-standard algorithms, system designers can benefit immediately from the LSI403LP device."
Features, Benefits and Availability
The LSI403LP is housed in a 208-pin PQFP package and operates up to 150 MHz for a maximum throughput of 600 million instructions per second (MIPS). This is achieved via a four way superscalar engine with four execution units; two multiply accumulate units (MACs) and two arithmetic logic units (ALUs). This functionality allows the LSI403LP to execute two multiply-accumulate operations in a single clock cycle deliver high-performance while consuming less than 0.12mW/MIPS of power in a typical application. In addition, single cycle 32x32-bit multiply, bit-manipulation and 32-bit arithmetic and logic operations are supported for optimal performance that addresses the dynamic range requirements of audio processing applications. For maximum I/O performance and flexibility, the LSI403LP provides two high-speed time-division multiplexing (TDM) serial ports with integrated G.711 PCM companding hardware, a single 8-bit host processor interface (HPI), and external memory interface unit, and 4-pin programmable I/O (PIO) port. Other on-chip peripherals include two 16-bit timers and an enhanced 8-channel DMA controller. Documentation for the LSI403LP device is available at http://www.zsp.com/lsi403lp.html .
The LSI403LP is sampling now and will be in production in Q4 2002. The device is priced well below $10 in volume shipments.
About LSI Logic's ZSP Family of DSP Cores
LSI Logic's ZSP superscalar signal processing technology provides the highest performance open architecture DSP cores available today. These licensable and fully synthesizable cores have been successfully implemented in ASICs and standard products alike. The ZSP architectures have been optimized with respect to code density, compiler performance and ease of programming. A key advantage of the ZSP technology is that it maintains code compatibility between core families, enabling users to address applications ranging from low-power, portable devices to high-density gateways, while preserving their investment in code development. ZSP technology is supported by the standardized ZOpen™ application development framework and a growing list of third party Solution Partners. For more information about the ZSP visit the website at http://www.zsp.com or send e-mail to dsp-mkt@zsp.com .
About LSI Logic Corporation
LSI Logic Corporation (NYSE: LSI) is a leading designer and manufacturer of communications, consumer and storage semiconductors for applications that access, interconnect and store data, voice and video. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035, http://www.lsilogic.com .
|
Related News
- Arrow Electronics' Custom Logic Solutions Group Expands ARM Cortex Processor Portfolio to Deliver a Cost-Effective Range of Turnkey ASICs
- picoChip launches new family of cost-effective multi-core DSP chips for next-generation wireless, breaks $1/GMAC barrier
- SNOWBUSH establishes Physical Design Center in Mexico to offer expert, cost-effective analog layout
- Altera and TES Offer Cost-Effective FPGA-Based Reconfigurable Graphics Controller
- Sequans Communications Licenses LSI Logic ZSP(R) DSP Core for Broadband Wireless Market
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |