Barco Silex releases new patent-free and lightweight VC-2 LD video codec at IBC 2015
Louvain-la-Neuve, Belgium – September 8, 2015 -- At IBC 2015 Show in Amsterdam, Barco Silex, the leading provider of video compression IP cores for ASIC and FPGA, announced that the new VC-2 Low Delay codec is now available for licensing to broadcast equipment manufacturers.
The VC-2 Low Delay codec is a patent-free lightweight compression codec ideally suited to encode high-definition video content. VC-2 LD has ultra-low latency and compresses video streams by a compression ratio of 4 times visually lossless.
Originally developed by the BBC Research as Dirac Pro and later standardized as SMPTE 2042, the VC-2 LD codec is patent-free which will facilitate market adoption and interoperability. The SMPTE ST-2047 standard already defines the carriage of high resolution video (up to 1080p60) over HD-SDI using VC-2 LD as a mezzanine compression algorithm. The RTP mapping of the codec is also currently being standardized as an IETF RFC in order to maximize interoperability of the transport over IP networks.
VC-2 Low Delay will enable cost saving associated to the transport of high resolution and high frame rate video content. For example, a 1080p60 stream can be transported over a single 1Gbps Ethernet cable, and up to three 4K/UHD stream at 60 fps can be transported over 10Gbps cable.
“A key distinguishing feature of VC-2 is that it is an open technology designed to avoid patent infringements. So it can be easily included in video production equipment as a hardware or software solution, without the potential costs, uncertainties, and practical difficulties of including other proprietary codecs” says Jean-Marie Cloquet, product manager of the video division at Barco Silex.
Barco Silex will demonstrate the VC2 LD codec on FPGA during IBC show (booth 10.D31a).
Get more information about the VC-2 Low Delay codec at: http://www.barco-silex.com/ip-cores/vc2-codec
About Barco Silex
Barco Silex is the market leader in video processing and security IP cores and platforms as well as electronic design services (ASIC, FPGA, DSP, Board). The full-range of Barco Silex JPEG 2000 and VC-2 LD IP cores enable high-performance and high-quality coding and support a wide range of features and options: ultra-low latency, lossless compression, high resolution (UHD/4K) and more.
|
Related News
- Barco Silex validates interoperable VC-2 lightweight video compression solution for ASIC/FPGA - ready for UHD and 4K transport
- Barco Silex adds lightweight VC-2 compression to video production toolbox
- Barco Silex integrates new video coding technique from the latest VC-2 HQ standard.
- Barco Silex announces VC-2 HQ RTP mapping ready for broadcast video production over IP
- Barco Silex releases Video over IP with JPEG 2000 Reference Design at IBC 2013
Breaking News
- Secafy selects Siemens' EDA tools for innovative hardware security development
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Cadence to Acquire Arm Artisan Foundation IP Business
- Orthogone Technologies and Blackcore® Technologies Announce Strategic Partnership to Deliver Ultra-Low Latency Solutions for High-Frequency Trading
- Intel Announces Strategic Investment by Silver Lake in Altera
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |