SilabTech announces the release of its USB 3.1 Gen 2 Compliant 10 Gbps SERDES IP Core
Update: Synopsys Acquires Silicon and Beyond Private Limited to Expand High-Speed SerDes IP Portfolio (March 21, 2018)
Bengaluru (India) – Sept 14th, 2015 - SilabTech, leading supplier of High Speed Interface intellectual property designs (IPs), announced today the release of its USB 3.1 Gen 2 SERDES IP Core. SilabTech has already delivered the 1st generation of USB 3.0 SERDES, also known as USB SuperSpeed Gen 1 ( 5 Gbps) to customers and now announced the 2nd Generation, USB 3.1 SuperSpeed Gen 2 with Data Transfer Speed of 10 Gbps.
The SERDES has been validated in SMIC 40nm process- silicon results are shown on the company web site including the TX Eye Diagram and the RX Jitter Tolerance tests.
“SilabTech USB 3.1 release marks another milestone in the company’s low power design and innovation tradition”, said Sujoy Chakravarty, CEO of SilabTech; “We are proud of our USB 3.1 power and area numbers and that it can be incorporated into high end SOC applications.”
SilabTech is working with USB Controller vendors to present an integrated PHY solution to the market that will ease SOC customers during integration and validation.
SilabTech’s USB 3.1 SERDES is designed to work with all physical connector types as per the USB standard, including Type C which is getting adopted in the PC, Storage and Consumer Electronics markets. The new USB 3.1 SERDES comes with a host of programmable parameters including Transmit Driver output swing, Pre/Post Cursor Transmit Equalization Range, Adaptive Receiver equalization (CTLE + DFE) and others. The IP has an embedded low-jitter Phase-Locked-Loop (PLL).
About SilabTech:
SilabTech is a privately held company, headquartered in Bengaluru , India with sales offices in US, Europe and China. The company was established in 2012 to bring innovative design approaches to the ever increasing challenge of on-board and backplane high speed connectivity. The company is led by a group of senior mixed signal designers with vast experience in building analog and mixed signal IPs and in integrating them at chip level. Among the company’s customers are multinational fabless IC companies, system companies and ASIC design houses. SilabTech has taped out multiple SERDES, High Speed ADCs and other Analog IP Cores in technologies ranging from 130nm to 28nm in multiple foundries.
|
Related News
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
- M31 and Innovative Logic USB 3.1 Gen 2 IP got Certification from USB-IF
- Innovative Logic USB 3.1 Gen 2 IP got Certification from USB-IF
- M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
- Corigine Unveils First Certified SuperSpeed+ USB 3.1 Gen 2 IP With M31 28nm PHY
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |